



# 2N7002

N-CHANNEL ENHANCEMENT MODE FIELD EFFECT TRANSISTOR

**Voltage Range 60 Volts**  
**Current 200 mA**

## Features

\* N-channel enhancement mode field effect transistor, designed for high speed pulse amplifier and drive application, which is manufactured by the N-channel DMOS process.

Both normal and Pb free product are available :

Normal : 80~95% Sn, 5~20% Pb

Pb free: 98.5% Sn above

## Mechanical Data

High density cell design for low  $R_{DS(ON)}$

Voltage controlled small signal switching.

Rugged and reliable.

High saturation current capability.


High-speed switching. CMOS logic compatible.

CMOS logic compatible input.

Not thermal runaway.

No secondary breakdown.

Marking Code: S72



## Maximum Ratings and Electrical Characteristics

PARAMETER	SYMBOL	Value	UNIT
Drain-Source Voltage	$V_{DSS}$	60	V
Drain-gate Voltage	$V_{DRG}$	60	V
Gate-Source Voltage	$V_{GSS}$	20	V
Maximum Drain Current-Continue -Pulse (Note1)	$I_D$	200 800	mA
Maximum power Dissipation Derating Above 25°C	$P_D$	350	mW
Operating and Storage Temperature Range	$T_J, T_{STG}$	-55 to +150	°C
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	357	°C/W

### NOTES:

1. Pulse Test: Pulse Width <300 us, Duty Cycle <2.0%.



# 2N7002

N-CHANNEL ENHANCEMENT MODE FIELD EFFECT TRANSISTOR

**Voltage Range 60 Volts**

**Current 200 mA**

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
<b>OFF CHARACTERISTICS</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V, I_D=10 \mu A$	60	105	—	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=60V, V_{GS}=0V, T_J=25^\circ C$ $V_{DS}=60V, V_{GS}=0V, T_J=125^\circ C$	—	—	1.0 0.5	$\mu A$ mA
Gate-Body Leakage, Forward	$I_{GSSF}$	$V_{DS}=0, V_{GS}=20V$	—	—	100	nA
Gate-Body Leakage, Reverse	$I_{GSSR}$	$V_{DS}=0, V_{GS}=-20V$	—	—	-100	nA
<b>ON CHARACTERISTIC(note1)</b>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250 \mu A$	1	2.1	2.5	V
Static Drain-Source On-Resistance	$R_{DS(on)}$	$V_{GS}=10V, I_D=500mA, T_J=25^\circ C$	—	3.7	7.5	$\Omega$
Drain-Source On-Voltage	$V_{DS(on)}$	$V_{GS}=10V, I_D=500mA$ $V_{GS}=5.0V, I_D=50mA$	—	—	3.75 1.5	V
On-State Drain Current	$I_{D(on)}$	$V_{GS}=10V, V_{DS} \geq 2V_{DS(on)}$	500	—	—	mA
Forward Transconductance	$G_{FS}$	$V_{DS} \geq 2V_{DS(on)}, I_D=200mA$	80	—	—	mS
<b>DYNAMIC CHARACTERISTICS</b>						
Input Capacitance	$C_{ISS}$	$V_{DS}=25V, V_{GS}=0V, F=1.0MHz$	—	—	50	pF
Output Capacitance	$C_{OSS}$		—	—	25	pF
Reverse Transfer Capacitance	$C_{RSS}$		—	—	5	pF
Turn-On Time	$T_{ON}$	$V_{DD}=30V, R_L=25 \Omega, I_D=500mA$ $V_{GS}=10V, R_{GEN}=25 \Omega$	—	—	20	ns
Turn-Off Time	$T_{OFF}$		—	—	20	ns



# 2N7002

N-CHANNEL ENHANCEMENT MODE FIELD EFFECT TRANSISTOR

Voltage Range 60 Volts  
Current 200 mA




Fig.1 Ohmic Region




Fig.2 Transfer Characteristics




Fig.3 Temperature versus Static Drain-Source On-Resistance




Fig.4 Drain-Source On-Resistance Temperature versus Gate Threshold Voltage

[www.s-manuals.com](http://www.s-manuals.com)