Small Signal MOSFET

60 V, 380 mA, Single, N-Channel, SOT-23

Features

- ESD Protected
- Low R_{DS(on)}
- Surface Mount Package
- 2V Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- Low Side Load Switch
- Level Shift Circuits
- DC-DC Converter
- Portable Applications i.e. DSC, PDA, Cell Phone, etc.

MAXIMUM RATINGS (T_{.J} = 25°C unless otherwise stated)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	60	V
Gate-to-Source Voltage	V _{GS}	±20	V
	I _D	380 270	mA
	I _D	320 230	mA
Power Dissipation Steady State 1 sq in Pad Steady State Minimum Pad	P _D	420 300	mW
Pulsed Drain Current (t _p = 10 μs)	I _{DM}	1.5	Α
Operating Junction and Storage Temperature Range	T _J , T _{STG}	-55 to +150	°C
Source Current (Body Diode)	I _S	300	mA
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)	T _L	260	°C
Gate-Source ESD Rating (HBM, Method 3015)	ESD	2000	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1

- 1. Surface-mounted on FR4 board using 1 sq in pad size with 1 oz Cu.
- 2. Surface-mounted on FR4 board using 0.08 sq in pad size with 1 oz Cu.




ON Semiconductor®

http://onsemi.com


V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
60 V	1.6 Ω @ 10 V	380 mA
	2.5 Ω @ 4.5 V	JOU IIIA

SIMPLIFIED SCHEMATIC



MARKING DIAGRAM & PIN ASSIGNMENT Drain

SOT-23 **CASE 318** STYLE 21



704 = Specific Device Code* М = Date Code*

= Pb-Free Package

(Note: Microdot may be in either location) *Specific Device Code, Date Code or overbar orientation and/or location may vary depending upon manufacturing location. This is a representation only and actual devices may not match this drawing exactly.

ORDERING INFORMATION

Device	Package	Shipping [†]
2N7002KT1G	SOT-23 (Pb-Free)	3000 / Tape & Reel
2V7002KT1G	SOT-23 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	300	°C/W
Junction-to-Ambient – $t \le 5$ s (Note 3)		92	
Junction-to-Ambient - Steady State (Note 4)		417	
Junction-to-Ambient - t ≤ 5 s (Note 4)		154	

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)


					T		
Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	_	_		•	•		•
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V_{GS} = 0 V, I_D = 250 μA		60			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				71		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	T _J = 25°C			1	μΑ
		V _{DS} = 60 V	T _J = 125°C			500	1
		V _{GS} = 0 V, V _{DS} = 50 V	T _J = 25°C			100	nA
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$				±10	μΑ
		V _{DS} = 0 V, Y	V _{GS} = ±10 V			450	nA
		V _{DS} = 0 V, \	/ _{GS} = ±5.0 V			150	nA
ON CHARACTERISTICS (Note 5)	•	•					
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$	I _D = 250 μA	1.0		2.3	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				4.0		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I _D = 500 mA			1.19	1.6	Ω
	$V_{GS} = 4.5 \text{ V}, I_D = 200$, I _D = 200 mA		1.33	2.5	
Forward Transconductance	9FS	V _{DS} = 5 V, I _D = 200 mA			530		mS
CHARGES AND CAPACITANCES				•	•	-	•
Input Capacitance	C _{ISS}				24.5		pF
Output Capacitance	C _{OSS}		, f = 1 MHz, = 20 V		4.2		1
Reverse Transfer Capacitance	C _{RSS}	• VDS ·	- 20 V		2.2		1
Total Gate Charge	Q _{G(TOT)}				0.7		nC
Threshold Gate Charge	Q _{G(TH)}	V _{GS} = 4.5 V	', V _{DS} = 10 V;		0.1		1
Gate-to-Source Charge	Q_{GS}		00 mA		0.3		1
Gate-to-Drain Charge	Q_{GD}	1			0.1		1
SWITCHING CHARACTERISTICS, V _{GS}	= V (Note 6)			•	•		•
Turn-On Delay Time	t _{d(ON)}				12.2		ns
Rise Time	t _r	V _{GS} = 10 V,	V _{DD} = 25 V,		9.0		1
Turn-Off Delay Time	t _{d(OFF)}	I_D = 500 mA, R_G = 25 Ω			55.8		1
Fall Time	t _f				29		1
DRAIN-SOURCE DIODE CHARACTER	ISTICS	•		•	•		•
Forward Diode Voltage	V_{SD}	V _{GS} = 0 V,	T _J = 25°C		0.8	1.2	V
		$I_{S} = 200 \text{ mA}$ $T_{J} = 85^{\circ}\text{C}$			0.7		1

^{5.} Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%

Surface-mounted on FR4 board using 1 sq in pad size with 1 oz Cu.
 Surface-mounted on FR4 board using 0.08 sq in pad size with 1 oz Cu.

^{6.} Switching characteristics are independent of operating junction temperatures

TYPICAL CHARACTERISTICS



Temperature

Voltage

TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Diode Forward Voltage vs. Current




Figure 10. Threshold Voltage with Temperature

TYPICAL CHARACTERISTICS




Figure 11. Thermal Response – 1 sq in pad





Figure 12. Thermal Response - minimum pad

PACKAGE DIMENSIONS

SOT-23 (TO-236) CASE 318-08 **ISSUE AP**



NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
 MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH,
- PROTRUSIONS, OR GATE BURRS

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.89	1.00	1.11	0.035	0.040	0.044
A1	0.01	0.06	0.10	0.001	0.002	0.004
b	0.37	0.44	0.50	0.015	0.018	0.020
С	0.09	0.13	0.18	0.003	0.005	0.007
D	2.80	2.90	3.04	0.110	0.114	0.120
E	1.20	1.30	1.40	0.047	0.051	0.055
е	1.78	1.90	2.04	0.070	0.075	0.081
L	0.10	0.20	0.30	0.004	0.008	0.012
L1	0.35	0.54	0.69	0.014	0.021	0.029
HE	2.10	2.40	2.64	0.083	0.094	0.104
θ	0°		10°	0°		10°

STYLE 21:

- PIN 1. GATE
 - SOURCE DRAIN

SOLDERING FOOTPRINT



ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered traderlanks of semiconductor. Components industries, ICC (SCILLC) solutes fees were tire right to make so characteristics or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specificalized ovary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

www.s-manuals.com