

Application Specific Discretes
A S D ™ DIODE ARRAY A.S.D.TM

MAIN APPLICATIONS

Where ESD and/or over and undershoot protection for datalines is required :

- Sensitive logic input protection
- Microprocessor based equipment
- Audio / Video inputs
- Portable electronics
- Networks
- ISDN equipment
- USB interface

DESCRIPTION

The DALC208SC6 diode array is designed to protect components which are connected to data and transmission lines from overvoltages caused by electrostatic discharge (ESD) or other transients. It is a rail-to-rail protection device also suited for overshoot and undershoot suppression on sensitive logic inputs.

The low capacitance of the DALC208SC6 prevents from significant signal distortion.

FEATURES

- **BURGECTION OF 4 LINES**
- **PEAK REVERSE VOLTAGE:** $V_{RRM} = 9 V$ per diode
- **B** VERY LOW CAPACITANCE PER DIODE: $C < 5pF$
- \blacksquare VERY LOW LEAKAGE CURRENT: $I_R < 1 \mu A$

BENEFITS

- Cost-effectiveness compared to discrete solution
- High efficiency in ESD suppression
- No significant signal distortion thanks to very low capacitance
- High reliability offered by monolithic integration
- Lower PCB area consumption versus discrete solution

® **DALC208SC6**

LOW CAPACITANCE

FUNCTIONAL DIAGRAM

COMPLIES WITH THE FOLLOWING STANDARDS :

IEC61000-4-2 level 4 MIL STD 883C - Method 3015-6
(human body test) class 3 (human body test)

THERMAL RESISTANCE

Note 1: device mounted on FR4 PCB with recommended footprint dimensions.

ELECTRICAL CHARACTERISTICS (Tamb = 25°C).

Note 2: The dynamical behavior is described in the Technical Information section, on page 4.

Note 3: Input capacitance measurement

2/10

Fig. 1: Maximum non-repetitive peak forward current versus rectangular pulse duration (Tj initial = 25° C).

Fig. 3: Variation of leakage current versus junction temperature (typical values).

Fig. 5: Peak forward voltage drop versus peak forward current (typical values). Rectangular waveform tp = $2.5 \mu s$.

Fig. 2: Reverse clamping voltage versus peak pulse current (Tj initial = 25° C), typical values. Rectangular waveform tp = $2.5 \mu s$.

Fig. 4: Input capacitance versus reverse applied voltage (typical values).

TECHNICAL INFORMATION

SURGE PROTECTION

The DALC208SC6 is particularly optimized to perform surge protection based on the rail to rail topology.

The clamping voltage V_{CL} can be calculated as follow :

> V_{CL} + = V_{REF2} + V_F for positive surges $V_{CL} = V_{REF1}$. V_F for negative surges

with : $V_F = V_t + rd.lp$

(V_F forward drop voltage) / (V_t forward drop threshold voltage)

According to the curve Fig.5 on page 3, we assume that the value of the dynamic resistance of the clamping diode is typically rd = 0.7Ω and V_t = 1.2V.

For an IEC61000-4-2 surge Level 4 (Contact Discharge: Vg=8kV, Rg=330 Ω), VREF2 = +5V, $V_{REF1} = 0V$, and if in first approximation, we assume that : Ip=Vg/Rg ′ 24A.

So, we find:

 $V_{Cl} + ' +23V$

 $V_{CI} - ' -18V$

Note: the calculations do not take into account phenomena due to parasitic inductances

APPLICATION EXAMPLE

If we consider that the connections from the pin $REF₂$ to V_{CC} and from REF₁ to GND are done by two tracks of 10mm long and 0.5mm large; we assume that the parasitic inductances of these tracks are about 6nH.

So when an IEC61000-4-2 surge occurs, due to the rise time of this spike (tr=1ns), the voltage V_{Cl} has an extra value equal to Lw.dI/dt.

The dl/dt is calculated as: $di/dt = lp/tr' 24$ A/ns

The overvoltage due to the parasitic inductances is: Lw.di/dt = $6 \times 24'$ 144V

By taking into account the effect of these parasitic inductances due to unsuitable layout, the clamping voltage will be :

$$
V_{CL+} = +23 + 144' 167V
$$

$$
V_{CL-} = -18 - 144' - 162V
$$

We can reduce as much as possible these phenomena with simple layout optimization.

It's the reason why some recommendations have to be followed (see paragraph "How to ensure ^a good ESD protection").

Fig. A1: ESD behavior; parasitic phenomena due to unsuitable layout.

HOW TO ENSURE A GOOD ESD PROTECTION

While the DALC208SC6 provides a high immunity to ESD surge, an efficient protection depends on the layout of the board. In the same way, with the rail to rail topology, the track from the V_{REF2} pin to the power supply + V_{CC} and from the V_{REF1} pin to GND must be as short as possible to avoid overvoltages due to parasitic phenomena (see Fig. A1).

It's often harder to connect the power supply near to the DALC208SC6 unlike the ground thanks to the ground plane that allows a short connection.

To ensure the same efficiency for positive surges when the connections can't be short enough, we recommend to put close to the DALC208SC6, between V_{REF2} and ground, a capacitance of 100nF to prevent from these kinds of overvoltage disturbances (see Fig. A2).

The add of this capacitance will allow a better protection by providing during surge a constant voltage.

Fig. A3, A4a and A4b show the improvement of the ESD protection according to the recommendations described above.

Fig. A2: ESD behavior: optimized layout and add of a capacitance of 100nF.

Important:

AV

A main precaution to take is to put the protection device closer to the disturbance source (generally the connector).

Note: The measurements have been done with the DALC208SC6 in open circuit.

Fig. A3: ESD behavior: measurements conditions (with coupling capacitance).

Fig. A4b: Remaining voltage after the DALC208SC6 during negative ESD surge.

DALC208SC6

CROSSTALK BEHAVIOR

1- Crosstalk phenomena

Fig. A4: Crosstalk phenomena.

The crosstalk phenomena are due to the coupling between 2 lines. The coupling factor (β12 or β21) increases when the gap across lines decreases, particularly in silicon dice. In the example above the expected signal on load R_{L2} is α_2V_{G2} , in fact the real voltage at this point has got an extra value $\beta_{21}V_{G1}$. This part of the V_{G1} signal represents the effect of the crosstalk phenomenon of the line 1 on the line 2. This phenomenon has to be taken into account when the drivers impose fast digital data or high frequency analog signals in the disturbing line. The perturbed line will be more affected if it works with low voltage signal or high load impedance (few kΩ). The following chapters give the value of both digital and analog crosstalk.

2- Digital Crosstalk

Fig. A5: Digital crosstalk measurements. **Fig. A6:** Digital crosstalk results.

Figure A5 shows the measurement circuit used to quantify the crosstalk effect in a classical digital application.

Figure A6 shows that in such a condition: signal from 0V to 5V and a rise time of 5 ns, the impact on the disturbed line is less than 100mV peak to peak. No data disturbance was noted on the concerned line. The same results were obtained with falling edges.

Note: The measurements have been done in the worst case i.e. on two adjacent cells (I/O1 & I/O4).

Ayy

3- Analog Crosstalk

Fig. A7: Analog crosstalk measurements.

Figure A7 gives the measurement circuit for the analog application. In usual frequency range of analog signals (up to 100MHz) the effect on disturbed line is less than -45 dBm (please see Fig.

Fig. A8: Analog crosstalk results.

As the DALC208SC6 is designed to protect high speed data lines, it must ensure a good transmission of operating signals. The attenuation curve give such an information.

Fig. A10 shows that the DALC208SC6 is well suitable for data line transmission up to 100 Mbit/s while it works as a filter for undesirable signals as GSM (900MHz).

Fig. A9: Measurement conditions.

Fig. A10: DALC206SC6 attenuation.

DALC208SC6

APPLICATION EXAMPLES

■ Video line protection

■ T1/E1 protection

■ USB port protection

■ Another way to connect the DALC208SC6

ST

PSPICE MODEL

Fig. A11: PSpice model of one DALC208SC6 cell.

Figure A11 shows the PSpice model of one DALC208SC6 cell. In this model, the diodes are defined by the PSpice parameters given in table below (Fig A12).

Fig. A12: PSpice parameters.

Note: This simulation model is available only for an ambient temperature of 27°C.

The simulations done (Fig. A13, A14, A15) shows that the PSpice model is close to the product behavior.

Fig. A13a: PSpice model simulation: surge > 0

Fig. A14: Attenuation comparison.

STI

DALC208SC6

MARKING

PACKAGE MECHANICAL DATA

SOT23-6L (Plastic)

FOOTPRINT DIMENSIONS (in millimeters)

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of
use of such information nor for any infringement of patents or other rights of th implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in Italy - All rights reserved.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore Spain - Sweden - Switzerland - United Kingdom - United States.

http://www.st.com

www.s-manuals.com