

#### ICS8440258-46

#### GENERAL DESCRIPTION



The ICS8440258-46 is an 8 output synthesizer optimized to generate Ethernet clocks and a member of the HiPerClockS™family of high performance clock solutions from IDT. Using a 25MHz, 18pF parallel resonant crystal, the device

will generate both 125MHz and 25MHz clocks with mixed LVDS and LVCMOS/LVTTL output logic. The ICS8440258-46 uses IDT's 3<sup>rd</sup> generations low phase noise VCO technology and can achieve <1ps typical rms phase jitter, easily meeting Ethernet jitter requirements. The ICS8440258-46 is packaged in a small, 5mm x 5mm VFQFN package.

#### **FEATURES**

- Four differential LVDS outputs at 125MHz
   Two LVCMOS/LVTTL single-ended outputs at 125MHz
   Two LVCMOS/LVTTL single-ended outputs at 25MHz
- Selectable crystal oscillator interface or LVCMOS/LVTTL single-ended input
- VCO range: 490MHz 680MHz
- RMS phase jitter @ 125MHz, using a 25MHz crystal (1.875MHz - 20MHz): 0.34ps (typical)
- Full 2.5V operating supply


PIN ASSIGNMENT

- 0°C to 70°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS6) packages

XTAL\_

TUO

CLX MR



The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.

1

TABLE 1. PIN DESCRIPTIONS

| Number               | Name                          | Ту     | ре       | Description   |
|----------------------|-------------------------------|--------|----------|---|
| 1, 2                 | Q0, nQ0                       | Output |          | Differential clock outputs. LVDS interface levels.  |
| 3, 12, 16,<br>17, 21 | GND                           | Power  |          | Power supply ground.  |
| 4, 5                 | Q1, nQ1                       | Output |          | Differential clock outputs. LVDS interface levels.  |
| 6, 11, 27            | $V_{\scriptscriptstyleDD}$    | Power  |          | Core supply pin.  |
| 7, 8                 | Q2, nQ2                       | Output |          | Differential clock outputs. LVDS interface levels.  |
| 9, 10                | Q3, nQ3                       | Output |          | Differential clock outputs. LVDS interface levels.  |
| 13, 15,<br>18, 20    | Q4, Q5,<br>Q6, Q7             | Output |          | Single-ended clock outputs. LVCMOS/LVTTL interface levels.  |
| 14                   | $V_{\scriptscriptstyle DDO1}$ | Power  |          | Power output supply pin for Q4 and Q5 LVCMOS outputs.   |
| 19                   | $V_{\scriptscriptstyle DDO2}$ | Power  |          | Power output supply pin for Q6 and Q7 LVCMOS outputs.   |
| 22, 23, 24           | nc                            | Unused |          | No connect.   |
| 25                   | $V_{\scriptscriptstyle DDA}$  | Power  |          | Analog supply pin.  |
| 26                   | nPLL_SEL                      | Input  | Pulldown | PLL Bypass. When LOW, the output is driven from the VCO output.  When HIGH, the PLL is bypassed and the output frequency = reference clock frequency/N output divider.  LVCMOS/LVTTL interface levels.      |
| 28                   | MR                            | Input  | Pulldown | Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the outputs to go low. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels. |
| 29                   | REF_CLK                       | Input  | Pulldown | Single-ended LVCMOS/LVTTL reference clock input.  |
| 30                   | nXTAL_SEL                     | Input  | Pulldown | Selects between the crystal or REF_CLK inputs as the PLL reference source. When HIGH, selects REF_CLK. When LOW, selects XTAL inputs. LVCMOS/LVTTL interface levels.  |
| 31,<br>32            | XTAL_OUT,<br>XTAL_IN          | Input  |          | Crystal oscillator interface. XTAL_OUT is the output. XTAL_IN is the input.   |

NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

| Symbol                | Parameter                     | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------------|-------------------------------|-----------------|---------|---------|---------|-------|
| C <sub>IN</sub>       | Input Capacitance             |                 |         | 4       |         | рF    |
| C <sub>PD</sub>       | Power Dissipation Capacitance |                 |         | 8       |         | pF    |
| R <sub>PULLDOWN</sub> | Input Pulldown Resistor       |                 |         | 51      |         | kΩ    |
| R <sub>out</sub>      | Output Impedance              |                 |         | 22      |         | Ω     |

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_1$  -0.5V to  $V_{DD}$  + 0.5V

Outputs,  $I_O$  (LVCMOS) -0.5V to  $V_{DD}$  + 0.5V

Outputs, I<sub>o</sub> (LVDS)

Continuous Current 10mA Surge Current 15mA

Operating Temperature Range, TA-40°C to +85°C

Storage Temperature, T<sub>STG</sub> -65°C to 150°C

Package Thermal Impedance,  $\theta_{JA}$  34.8°C/W (0 lfpm)

**NOTE:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics,  $V_{DD} = V_{DDA} = V_{DDO1} = V_{DDO2} = 2.5V \pm 5\%$ , Ta = 0°C to 70°C

| Symbol  | Parameter             | Test Conditions | Minimum         | Typical | Maximum         | Units |
|---|-----------------------|-----------------|-----------------|---------|-----------------|-------|
| $V_{_{\mathrm{DD}}}$                                  | Core Supply Voltage   |                 | 2.375           | 2.5     | 2.625           | V     |
| $V_{DDA}$   | Analog Supply Voltage |                 | $V_{DD} - 0.13$ | 2.5     | V <sub>DD</sub> | V     |
| V <sub>DDO</sub>                                      | Output Supply Voltage |                 | 2.375           | 2.5     | 2.625           | V     |
| I <sub>DD,</sub> I <sub>DD01,</sub> I <sub>DD02</sub> | Power Supply Current  |                 |                 | 170     |                 | mA    |
| I <sub>DDA</sub>                                      | Analog Supply Current |                 |                 | 13      |                 | mA    |

Table 3B. LVCMOS/LVTTL DC Characteristics,  $V_{DD} = V_{DDA} = V_{DD01} = V_{DD02} = 2.5V \pm 5\%$ , Ta = 0°C to 70°C

| Symbol          | Parameter                         |                                     | Test Conditions                       | Minimum | Typical | Maximum               | Units |
|-----------------|-----------------------------------|-------------------------------------|---------------------------------------|---------|---------|-----------------------|-------|
| V <sub>IH</sub> | Input High Volt                   | age                                 |                                       | 1.7     |         | V <sub>DD</sub> + 0.3 | V     |
| V <sub>IL</sub> | Input Low Volta                   | age                                 |                                       | -0.3    |         | 0.7                   | V     |
| I <sub>IH</sub> | Input<br>High Current             | MR, REF_CLK,<br>nPLL_SEL, nXTAL_SEL | $V_{DD} = V_{IN} = 2.625V$            |         |         | 150                   | μΑ    |
| I <sub>IL</sub> | Input<br>Low Current              | MR, REF_CLK,<br>nPLL_SEL, nXTAL_SEL | $V_{DD} = 2.625V, V_{IN} = 0V$        | -5      |         |                       | μΑ    |
| V <sub>OH</sub> | Output<br>High Voltage;<br>NOTE 1 | Q4:Q7                               | $V_{DDO1}, V_{DDO1} = 2.625V \pm 5\%$ | 1.8     |         |                       | V     |
| V <sub>OL</sub> | Output<br>Low Voltage;<br>NOTE 1  | Q4:Q7                               | $V_{DDO1,}V_{DDO1} = 2.625V \pm 5\%$  |         |         | 0.5                   | V     |

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{DDOX}/2$ . See Parameter Measurement Information, Output Load Test Circuit diagram.

 $\textbf{Table 3C. LVDS DC Characteristics, } V_{\text{DD}} = V_{\text{DDA}} = V_{\text{DDO1}} = V_{\text{DDO2}} = 2.5 \text{V} \pm 5\%, \text{Ta} = 0^{\circ}\text{C to } 70^{\circ}\text{C}$ 

| Symbol              | Parameter                        | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------|----------------------------------|-----------------|---------|---------|---------|-------|
| V <sub>OD</sub>     | Differential Output Voltage      |                 |         | 390     |         | mV    |
| $\Delta V_{\sf OD}$ | V <sub>OD</sub> Magnitude Change |                 |         | 50      |         | mV    |
| V <sub>os</sub>     | Offset Voltage                   |                 |         | 1.25    |         | V     |
| $\Delta V_{os}$     | V <sub>os</sub> Magnitude Change |                 |         | 50      |         | mV    |

TABLE 4. CRYSTAL CHARACTERISTICS

| Parameter                          | Test Conditions | Minimum     | Typical | Maximum | Units |
|------------------------------------|-----------------|-------------|---------|---------|-------|
| Mode of Oscillation                |                 | Fundamental |         |         |       |
| Frequency                          |                 |             | 25      |         | MHz   |
| Equivalent Series Resistance (ESR) |                 |             |         | 50      | Ω     |
| Shunt Capacitance                  |                 |             |         | 7       | pF    |
| Drive Level                        |                 |             |         | 1       | mW    |

NOTE: Characterized using an 18pF parallel resonant crystal.

Table 5. AC Characteristics,  $V_{DD} = V_{DDA} = V_{DDO1} = V_{DDO2} = 2.5V \pm 5\%$ , Ta = 0°C to 70°C


| Symbol                          | Parameter                         |            | Test Conditions            | Minimum | Typical | Maximum | Units |
|---------------------------------|-----------------------------------|------------|----------------------------|---------|---------|---------|-------|
|                                 |                                   | Q0:3/nQ0:3 |                            |         | 125     |         | MHz   |
| f <sub>out</sub>                | Output Frequency                  | Q4, Q5     |                            |         | 125     |         | MHz   |
|                                 |                                   | Q6, Q7     |                            |         | 25      |         | MHz   |
| tsk(o)                          | Output Skew;                      | Q0:3/nQ0:3 |                            |         | 50      |         | ps    |
| isk(U)                          | NOTE 1, 2                         | Q4:Q7      |                            |         | 50      |         | ps    |
| fiit(O)                         | RMS Phase Jitter (Random); NOTE 3 | Q0:3/nQ0:3 | 125MHz, (1.875MHz - 20MHz) |         | 0.34    |         | ps    |
| <i>t</i> jit(Ø)                 |                                   | Q4, Q5     | 125MHz, (1.875MHz - 20MHz) |         | 0.37    |         | ps    |
| + /+                            | Output                            | Q0:3/nQ0:3 | 20% to 80%                 |         | 480     |         | ps    |
| t <sub>R</sub> / t <sub>F</sub> | Rise/Fall Time                    | Q4:Q7      | 20% to 80%                 |         | 1.4     |         | ns    |
|                                 | Outrood Duto Outle                | Q0:3/nQ0:3 |                            |         | 50      |         | %     |
| odc                             | Output Duty Cycle                 | Q4:Q7      |                            | 46      |         | 54      | %     |

NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions.


Measured at  $V_{\rm DDOX}/2$ . NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Please refer to the Phase Noise Plot.












## PARAMETER MEASUREMENT INFORMATION






#### 2.5V LVDS OUTPUT LOAD AC TEST CIRCUIT









#### LVDS OUTPUT SKEW


#### LVCMOS OUTPUT SKEW







#### LVDS OUTPUT RISE/FALL TIME

#### LVCMOS OUTPUT RISE/FALL TIME





#### **RMS PHASE JITTER**



$$odc = \frac{t_{PW}}{t_{PERIOD}} \times 100\%$$

#### LVCMOS OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

### LVDS OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

## **APPLICATION INFORMATION**

#### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS8440258-46 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{\rm DD},\,V_{\rm DDA},\,V_{\rm DDO1}$  and  $V_{\rm DDO2}$  should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a  $10\Omega$  resistor along with a  $10\mu F$  and a  $.01\mu F$  bypass capacitor should be connected to each  $V_{\rm DDA}$ .




FIGURE 1. POWER SUPPLY FILTERING

#### **CRYSTAL INPUT INTERFACE**

The ICS8440258-46 has been characterized with 18pF parallel resonant crystals. The capacitor values shown in *Figure 2* below

were determined using a 25MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error.




Figure 2. CRYSTAL INPUT INTERFACE

#### LVCMOS TO XTAL INTERFACE

The XTAL\_IN input can accept a single-ended LVCMOS signal through an AC couple capacitor. A general interface diagram is shown in *Figure 3*. The XTAL\_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output impedance of the driver

(Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be  $100\Omega$ . This can also be accomplished by removing R1 and making R2  $50\Omega$ .




Figure 3. General Diagram for LVCMOS Driver to XTAL Input Interface

#### RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

#### INPUTS:

#### **CRYSTAL INPUT:**

For applications not requiring the use of the crystal oscillator input, both XTAL\_IN and XTAL\_OUT can be left floating. Though not required, but for additional protection, a 1kW resistor can be tied from XTAL\_IN to ground.

#### REF\_CLK INPUT:

For applications not requiring the use of the reference clock, it can be left floating. Though not required, but for additional protection, a  $1 \text{k}\Omega$  resistor can be tied from the REF\_CLK to ground.

#### LVCMOS CONTROL PINS:

All control pins have internal pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### **OUTPUTS:**

#### LVCMOS OUTPUT:

All unused LVCMOS output can be left floating. There should be no trace attached.

#### LVDS OUTPUT

All unused LVDS output pairs can be either left floating or terminated with 100 $\Omega$  across. If they are left floating, there should be no trace attached.

#### 2.5V LVDS DRIVER TERMINATION

Figure 4 shows a typical termination for LVDS driver in characteristic impedance of  $100\Omega$  differential ( $50\Omega$  single)

transmission line environment. For buffer with multiple LDVS driver, it is recommended to terminate the unused outputs.




FIGURE 4. TYPICAL LVDS DRIVER TERMINATION

#### THERMAL RELEASE PATH

The expose metal pad provides heat transfer from the device to the P.C. board. The expose metal pad is ground pad connected to ground plane through thermal via. The exposed pad on the device to the exposed metal pad on the PCB is contacted through solder as shown in *Figure 5*. For further information, please refer to the Application Note on Surface Mount Assembly of Amkor's Thermally /Electrically Enhance Leadframe Base Package, Amkor Technology.




FIGURE 5. P.C. BOARD FOR EXPOSED PAD THERMAL RELEASE PATH EXAMPLE

## POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS8440258-46. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS840258-46 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{pp} = 2.5V + 5\% = 2.625V$ , which gives worst case results.

#### **Core and LVDS Output Power Dissipation**

• Power (core, LVDS) =  $V_{DDMAX} * (I_{DD} + I_{DDO2} + I_{DDO2} + I_{DDA}) = 2.625 V * (170 mA + 13 mA) = 480.4 mW$ 

#### **LVCMOS Output Power Dissipation**

- Output Impedance R<sub>OUT</sub> Power Dissipation due to Loading 50Ω to V<sub>DDO</sub>/2
   Output Current I<sub>OUT</sub> = V<sub>DDO MAX</sub> / [2 \* (50Ω + R<sub>OUT</sub>)] = 2.625V / [2 \* (50Ω + 12Ω)] = 21.2mA
- Power Dissipation on the R<sub>OUT</sub> per LVCMOS output Power (R<sub>OUT</sub>) = R<sub>OUT</sub> \* (I<sub>OUT</sub>)<sup>2</sup> =  $12\Omega$  \* (21.2mA)<sup>2</sup> = **5.4mW per output**
- Total Power Dissipation on the R<sub>OUT</sub>

Total Power (
$$R_{out}$$
) = 5.4mW \* 4 = 21.6mW

Dynamic Power Dissipation at 125MHz

Power (125MHz) = 
$$C_{PD}$$
 \* Frequency \*  $(V_{DDO})^2 = 8pF$  \* 125MHz \*  $(2.625V)^2 = 6.9mW$  per output Total Power (125MHz) =  $6.9mW$  \* 2 =  $13.8mW$ 

Dynamic Power Dissipation at 25MHz

Power (25MHz) = 
$$C_{PD}$$
 \* frequency \*  $(V_{DDO})^2$  = 8pF \* 25MHz \*  $(2.625V)^2$  = 1.4 mW per output Total Power (25MHz) = 1.4mW \* 2 = 2.8mW

#### **Total Power Dissipation**

- Total Power
  - = Power (core, LVDS) + Total Power (R<sub>ΟΙΙΤ</sub>) + Total Power (125MHz) + Total Power (25MHz)
  - = 480.4mW + 21.6mW + 13.8mW + 2.8mW
  - = 518.6mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS<sup>™</sup> devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{...}$  \* Pd\_total + T<sub>...</sub>

Tj = Junction Temperature

 $\theta_{\text{\tiny LA}}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 34.8°C/W per Table 6.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 0.519\text{W} * 34.8^{\circ}\text{C/W} = 88^{\circ}\text{C}$ . This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

#### Table 6. Thermal Resistance $\theta_{_{\mathrm{JA}}}$ for 32-Lead VFQFN, Forced Convection

θ, vs. Air Flow (Linear Feet per Minute)

0

Multi-Layer PCB, JEDEC Standard Test Boards 34.8°C/W

## RELIABILITY INFORMATION

Table 7.  $\theta_{_{JA}} \text{vs. Air Flow Table for 32 Lead VFQFN}$ 

 $\theta_{_{JA}}$  vs. Air Flow (Linear Feet per Minute)

0

Multi-Layer PCB, JEDEC Standard Test Boards 34.8°C/W

#### TRANSISTOR COUNT

The transistor count for ICS8440258-46 is: 2589

#### PACKAGE OUTLINE - K SUFFIX FOR 32 LEAD VFQFN




TABLE 8. PACKAGE DIMENSIONS

| JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS |         |                |         |  |  |  |  |
|---|---------|----------------|---------|--|--|--|--|
| OVMBOL  |         | VHHD-2         |         |  |  |  |  |
| SYMBOL  | MINIMUM | NOMINAL        | MAXIMUM |  |  |  |  |
| N   |         | 32             |         |  |  |  |  |
| Α   | 0.80    |                | 1.00    |  |  |  |  |
| <b>A</b> 1                                    | 0       | 0 0.05         |         |  |  |  |  |
| А3  |         | 0.25 Ref.      |         |  |  |  |  |
| b   | 0.18    | 0.25           | 0.30    |  |  |  |  |
| $N_{_{\mathrm{D}}}$                           |         |                | 8       |  |  |  |  |
| $N_{\rm E}$                                   |         |                | 8       |  |  |  |  |
| D   |         | 5.00 BASIC     |         |  |  |  |  |
| D2  | 1.25    | 2.25           | 3.25    |  |  |  |  |
| E   |         | 5.00 BASIC     |         |  |  |  |  |
| E2  | 1.25    | 1.25 2.25 3.25 |         |  |  |  |  |
| е   |         | 0.50 BASIC     |         |  |  |  |  |
| L   | 0.30    | 0.40           | 0.50    |  |  |  |  |

Reference Document: JEDEC Publication 95, MO-220

TABLE 9. ORDERING INFORMATION

| Part/Order Number  | Marking     | Package                   | Shipping Packaging | Temperature |
|--------------------|-------------|---------------------------|--------------------|-------------|
| ICS8440258AK-46    | ICS40258A46 | 32 Lead VFQFN             | Tray               | 0°C to 70°C |
| ICS8440258AK-46T   | ICS40258A46 | 32 Lead VFQFN             | 1000 Tape & Reel   | 0°C to 70°C |
| ICS8440258AK-46LF  | TBD         | 32 Lead "Lead-Free" VFQFN | Tray               | 0°C to 70°C |
| ICS8440258AK-46LFT | TBD         | 32 Lead "Lead-Free" VFQFN | 1000 Tape & Reel   | 0°C to 70°C |

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

## Innovate with IDT and accelerate your future networks. Contact:

## www.IDT.com

#### **For Sales**

800-345-7015 408-284-8200 Fax: 408-284-2775

#### For Tech Support

netcom@idt.com 480-763-2056

#### **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

#### Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

#### **Europe**

IDT Europe, Limited 321 Kingston Road Leatherhead, Surrey KT22 7TU England +44 (0) 1372 363 339 Fax: +44 (0) 1372 378851



# www.s-manuals.com