FAIRCHILD

SEMICONDUCTOR

NC7WZ04 TinyLogic® UHS Dual Inverter

General Description

The NC7WZ04 is a dual inverter from Fairchild's Ultra High Speed Series of TinyLogic® in the space saving SC70 6-lead package. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a very broad $V_{\mbox{CC}}$ operating range. The device is specified to operate over the 1.65V to 5.5V V_{CC} range. The inputs tolerate voltages up to 7V independent of V_{CC} operating voltage.

Features

- Space saving SC70 6-lead package
- Ultra small MicroPak[™] leadless package
- Ultra High Speed: t_{PD} 2.3 ns Typ into 50 pF at 5V V_{CC}

March 1999


Revised May 2003

- High Output Drive: ±24 mA at 3V V_{CC}
- Broad V_{CC} Operating Range; 1.65V to 5.5V
- Matches the performance of LCX when operated at $3.3V V_{CC}$
- Power down high impedance inputs/outputs
- Overvoltage tolerant inputs facilitate 5V to 3V translation
- Patented noise/EMI reduction circuitry implemented

Ordering Code:

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As	
NC7WZ04P6X	MAA06A	Z04	6-Lead SC70, EIAJ SC88, 1.25mm Wide	3k Units on Tape and Reel	
NC7WZ04L6X	MAC06A	A7	6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel	

Logic Symbol



Pin Descriptions

Pin Names	Description
A ₁ , A ₂	Data Inputs
Y ₁ , Y ₂	Output

Function Table


$\mathbf{Y} = \overline{\mathbf{A}}$							
Input	Output						
Α	Y						
L	Н						
н	L						

H = HIGH Logic Level

L = LOW Logic Level

TinyLogic® is a registered trademark of Fairchild Semiconductor Corporation. MicroPak™ is a trademark of Fairchild Semiconductor Corporation.






Pin One Orientation Diagram

ΗНН

AAA represents Product Code Top Mark - see ordering code Note: Orientation of Top Mark determines Pin One location. Read the Top Product Code Mark left to right, Pin One is the lower left pin (see diagram).

Pad Assignments for MicroPak



© 2003 Fairchild Semiconductor Corporation DS500215

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Voltage (V _{IN})	-0.5V to +7.0V
DC Output Voltage (V _{OUT})	-0.5V to +7.0V
DC Input Diode Current (IIK)	
V _{IN} < 0V	–50 mA
DC Output Diode Current (I _{OK})	
V _{OUT} < 0V	–50 mA
DC Output Source/Sink Current (I _{OUT})	±50 mA
DC V _{CC} /GND Current (I _{CC} /I _{GND})	±100 mA
Storage Temperature (T _{STG})	$-65^\circ C$ to $+150^\circ C$
Junction Temperature under Bias (T_J)	150°C
Junction Lead Temperature (TL)	
(Soldering, 10 seconds)	260°C
Power Dissipation (P _D) @ $+85^{\circ}C$	180 mW

Recommended Operating Conditions (Note 2) Supply Voltage Operating (V_{CC}) 1.65V to 5.5V 1.5V to 5.5V Data Retention Input Voltage (VIN) 0V to 5.5V Output Voltage (V_{OUT}) 0V to V_{CC} Input Rise and Fall time (t_r, t_f) V_{CC} = 1.8V, 2.5V \pm 0.2V 0 to 20 ns/V $V_{CC}=3.3V\pm0.3V$ 0 to 10 ns/V

$$\label{eq:V_CC} \begin{split} &V_{CC} = 5.5V \pm 0.5V & 0 \text{ to } 5 \text{ ns/V} \\ &O \text{perating Temperature } (T_A) & -40^\circ\text{C} \text{ to } +85^\circ\text{C} \\ &T \text{hermal Resistance } (\theta_{JA}) & 350^\circ\text{C/W} \\ &\text{Note 1: Absolute maximum ratings are DC values beyond which the device} \end{split}$$

Note 1 Absolute inflaximum ratings are DV values beyond which the device may be damaged or have its useful file impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.


DC Electrical Characteristics

Symbol	Parameter	V_{CC} $T_A = +25^{\circ}C$			$\textbf{T}_{\textbf{A}} = -40^{\circ}\textbf{C} \text{ to } +85^{\circ}\textbf{C}$		Units	Conditions		
Symbol		(V)	Min	Тур	Max	Min	Max	Units	Conditions	
VIH	HIGH Level Control	1.65 to 1.95	0.75 V _{CC}			0.75 V _{CC}		v		
	Input Voltage	2.3 to 5.5	0.7 V _{CC}			0.7 V _{CC}		v		
V _{IL}	LOW Level Control	1.65 to 1.95			0.25 V _{CC}		0.25 V _{CC}	V		
	Input Voltage	2.3 to 5.5			0.3 V _{CC}		0.3 V _{CC}	v		
V _{OH}	HIGH Level Control	1.65	1.55	1.65		1.55				
	Output Voltage	1.8	1.7	1.8		1.7				
		2.3	2.2	2.3		2.2				$I_{OH} = -100 \ \mu A$
		3.0	2.9	3.0		2.9				
		4.5	4.4	4.5		4.4		v		
		1.65	1.29	1.52		1.29		v		$I_{OH} = -4 \text{ mA}$
		2.3	1.9	2.14		1.9				$I_{OH} = -8 \text{ mA}$
		3.0	2.4	2.75		2.4				$I_{OH} = -16 \text{ mA}$
		3.0	2.3	2.62		2.3				$I_{OH} = -24 \text{ mA}$
		4.5	3.8	4.13		3.8				$I_{OH} = -32 \text{ mA}$
V _{OL}	LOW Level Control	1.65		0.1	0.1		0.1			
	Output Voltage	1.8		0.0	0.1		0.1			
		2.3		0.0	0.1		0.1			$I_{OL} = 100 \ \mu A$
		3.0		0.0	0.1		0.1			
		4.5		0.0	0.1		0.1	v	., .,	
		1.65		0.08	0.24		0.24	v	$V_{IN}=V_{IH}$	$I_{OL} = 4 \text{ mA}$
		2.3		0.10	0.3		0.3			I _{OL} = 8 mA
		3.0		0.16	0.4		0.4			I _{OL} = 16 mA
		3.0		0.24	0.55		0.55			I _{OL} = 24 mA
		4.5		0.25	0.55		0.55			I _{OL} = 32 mA
I _{IN}	Input Leakage Current	0 to 5.5			±0.1		±1.0	μA	$0 \le V_{IN} \le 1$	5.5V
I _{OFF}	Power Off Leakage Current	0.0			1.0	1	10	μΑ	V _{IN} or V _{OUT} = 5.5V	
I _{CC}	Quiescent Supply Current	1.65 to 5.5			1.0		10	μΑ	V _{IN} = 5.5\	/, GND

Symbol	Parameter	V _{CC}	T _A = +25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	Figure	
		(V)	Min	Тур	Max	Min	Max	Units	conditions	Number
t _{PLH}	Propagation Delay	1.65	1.8	5.3	9.2	1.8	11.0	ns $C_L = 15 \text{ pF},$ $R_L = 1 \text{ M}\Omega$		
t _{PHL}		1.8	1.8	4.4	7.6	1.8	8.4		-	
		2.5 ± 0.2	1.2	3.0	5.1	1.2	5.6		$C_L = 15 \text{ pr}, 1, 3$	Figures 1, 3
		$\textbf{3.3}\pm\textbf{0.3}$	0.8	2.2	3.4	0.8	3.8			., 0
		5.0 ± 0.5	0.5	1.8	2.8	0.5	3.1			
t _{PLH}	Propagation Delay	3.3 ± 0.3	1.2	2.9	4.5	1.2	5.0		C _L = 50 pF,	Figures
t _{PHL}		5.0 ± 0.5	0.8	2.3	3.6	0.8	4.0	$R_L = 500\Omega$	$R_L = 500\Omega$	Ĭ, 3
CIN	Input Capacitance	0		2.5				pF		
C _{PD}	Power Dissipation	3.3		9				~F	(Noto 2)	Einer O
	Capacitance	5.0		11				pF	pF (Note 3)	(NOLE 3)

Note 3: C_{PD} is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I_{CCD}) at no output loading and operating at 50% duty cycle. (See Figure 2.) C_{PD} is related to I_{CCD} dynamic operating current by the expression: $I_{CCD} = (C_{PD})(V_{CC})(f_{IN}) + (I_{CC}static).$

AC Loading and Waveforms



 C_L includes load and stray capacitance Input PRR = 1.0 MHz; t_W = 500 ns

FIGURE 1. AC Test Circuit



$$\label{eq:prod} \begin{split} & \text{Input} = \text{AC Waveform; } t_r = t_f = 1.8 \text{ ns;} \\ & \text{PRR} = \text{variable; Duty Cycle} = 50\% \\ & \textbf{FIGURE 2. I_{CCD} Test Circuit} \end{split}$$






FIGURE 3. AC Waveforms



Tape and Reel Specification


TAPE FORMAT for S	SC70			
Package	Таре	Number	Cavity	Cover Tape
Designator	Section	Cavities	Status	Status
	Leader (Start End)	125 (typ)	Empty	Sealed
P6X	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed









				BEND RADIUS NOT TO SCALE					
Package	Tape Size	DIM A	DIM B	DIM F	DIM K _o	DIM P1	DIM W		
SC70-6	8 mm	0.093	0.096	0.138 ± 0.004	0.053 ± 0.004	0.157	0.315 ± 0.004		
	0 11111	(2.35)	(2.45)	(3.5 ± 0.10)	(1.35 ± 0.10)	(4)	(8 ± 0.1)		







www.s-manuals.com