# High-Voltage Half-Bridge Driver with Inbuilt **Oscillator**

The NCP1392B is a self−oscillating high voltage MOSFET driver primarily tailored for the applications using half bridge topology. Due to its proprietary high−voltage technology, the driver accepts bulk voltages up to 600 V. Operating frequency of the driver can be adjusted from 25 kHz to 250 kHz using a single resistor. Adjustable Brown−out protection assures correct bulk voltage operating range. An internal 100 ms PFC delay timer guarantee that the main downstream converter will be turned on in the time the bulk voltage is fully stabilized. The device provides fixed dead time which helps lowering the shoot−through current.

#### **Features**

- Wide Operating Frequency Range − from 25 kHz to 250 kHz
- Minimum frequency adjust accuracy  $\pm 3\%$
- Fixed Dead Time  $-0.6 \,\mu s$
- Adjustable Brown−out Protection for a Simple PFC Association
- 100 ms PFC Delay Timer
- Non−latched Enable Input
- Internal 16 V  $V_{CC}$  Clamp
- Low Startup Current of 50 µA
- 1 A / 0.5 A Peak Current Sink / Source Drive Capability
- Operation up to 600 V Bulk Voltage
- Internal Temperature Shutdown
- SOIC−8 or PDIP−8 Package
- These are Pb−Free Devices

#### **Typical Applications**

- Flat Panel Display Power Converters
- Low Cost Resonant SMPS
- High Power AC/DC Adapters for Notebooks
- Offline Battery Chargers
- Lamp Ballasts



# **ON Semiconductor®**

**http://onsemi.com**







#### **ORDERING INFORMATION**



†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



## **PIN FUNCTION DESCRIPTION**





### **Figure 2. Internal Circuit Architecture**

#### **MAXIMUM RATINGS TABLE**



Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. This device contains internal zener clamp connected between V<sub>CC</sub> and GND terminals. Current flowing into the V<sub>CC</sub> pin has to be limited by an external resistor when device is supplied from supply which voltage is higher than VCC<sub>clamp</sub> (16 V typically). The I<sub>CC</sub> parameter is<br>specified for VBO = 0 V.

**ELECTRICAL CHARACTERISTICS** (For typical values T<sub>J</sub> = 25°C, for min/max values T<sub>J</sub> = −40°C to +125°C, Max T<sub>J</sub> = 150°C,  $V_{CC}$  = 12 V, unless otherwise noted)











**Figure 21. I<sub>rt</sub> and Appropriate Frequency** 

#### **APPLICATION INFORMATION**

The NCP1392 is primarily intended to drive low cost half bridge applications and especially resonant half bridge applications. The IC includes several features that help the designer to cope with resonant SPMS design. All features are described thereafter:

- **Wide Operating Frequency Range**: The internal current controlled oscillator is capable to operate over wide frequency range up to 250 kHz. Minimum frequency accuracy is  $\pm 3\%$ .
- **Fixed Dead−Time**: The internal dead−time helping to fight with cross conduction between the upper and lower power transistors. Three versions with different dead time values are available to cover wide range of applications.
- **100 ms PFC Timer**: Fixed delay is placed to IC operation whenever the driver restarts (VCC<sub>ON</sub> or BO\_OK detect events). This delay assures that the bulk voltage will be stabilized in the time the driver provides pulses on the outputs. Another benefit of this delay is that the soft start capacitor will be full discharged before any restart.
- **Brown−Out Detection**: The BO input monitors bulk voltage level via resistor divider and thus assures that the application is working only for wanted bulk voltage band. The BO input sinks current of  $18.2 \mu A$  until the  $Vref_{BO}$  threshold is reached. Designer can thus adjust the bulk voltage hysteresis according to the application needs.
- **Non−Latched Enable Input**: The enable comparator input is connected in parallel to the BO terminal to allow the designer stop the output drivers when needed. There is no PFC delay when enable input is released so skip mode for resonant SMPS applications and dimming for light ballast applications are possible.
- **Internal V<sub>CC</sub> Clamp**: The internal zener clamp offers a way to prepare passive voltage regulator to maintain  $V_{CC}$  voltage at 16 V in case the controller is supplied from unregulated power supply or from bulk capacitor.
- **Low Startup Current**: This device features maximum startup current of 50  $\mu$ A which allows the designer to use high value startup resistor for applications when driver is supplied from the auxiliary winding. Power dissipation of startup resistor is thus significantly reduced.

#### **Current Controlled Oscillator**

The current controlled oscillator features a high−speed circuitry allowing operation from 50 kHz up to 500 kHz. However, as a division by two internally creates the two Q and  $\overline{Q}$  outputs, the final effective signal on output Mlower and Mupper switches between 25 kHz and 250 kHz. The VCO is configured in such a way that if the current that flows out from the Rt pin increases, the switching frequency also goes up. Figure [22](#page-9-0) shows the architecture of this oscillator.

<span id="page-9-0"></span>

**Figure 22. The Internal Current Controlled Oscillator Architecture**

The internal timing capacitor Ct is charged by current which is proportional to the current flowing out from the Rt pin. The discharging current  $I<sub>DT</sub>$  is applied when voltage on this capacitor reaches 2.5 V. The output drivers are disabled during discharge period so the dead time length is given by the discharge current sink capability. Discharge sink is disabled when voltage on the timing capacitor reaches zero and charging cycle starts again. The charging current and thus also whole oscillator is disabled during the PFC delay period to keep the IC consumption below  $400 \mu A$ .

This is valuable for applications that are supplied from auxiliary winding and  $V_{CC}$  capacitor is supposed to provide energy during PFC delay period.

For the resonant applications and light ballast applications it is necessary to adjust minimum operating frequency with high accuracy. The designer also needs to limit maximum operating and startup frequency. All these parameters can be adjusted using few external components connected to the Rt pin as depicted in Figure 23.



**Figure 23. Typical Rt Pin Connection**

The minimum switching frequency is given by the Rt resistor value. This frequency is reached if there is no optocoupler or current feedback action and soft start period has been already finished. The maximum switching frequency excursion is limited by the  $Rf_{\text{max}}$  selection. Note that the  $F_{\text{max}}$  value is influenced by the optocoupler

saturation voltage value. Resistor Rfstart together with capacitor  $C_{SS}$  prepares the soft start period after PFC timer elapses. The Rt pin is grounded via an internal switch during the PFC delay period to assure that the soft start capacitor will be fully discharged via Rfstart resistor.

There is a possibility to connect other control loops (like current control loop) to the Rt pin. The only one limitation lies in the Rt pin reference voltage which is  $Vref_{Rt} = 3.5$  V. Used regulator has to be capable to work with voltage lower than  $Vref_{Rt}$ .

The TLV431 shunt regulator is used in the example from figure 4 to prepare current feedback loop. Diode D1 is used to enable regulator biasing via resistor Rbias. Total saturation voltage of this solution is  $1.25 + 0.6 = 1.85$  V for room temperature. Shottky diode will further decrease saturation voltage.  $Rf_{max}$  – OCP resistor value, limits the maximum frequency that can be pushed by this regulation loop. This parameter is not temperature stable because of the D1 temperature drift.

#### **Brown−Out Protection**

The Brown−Out circuitry (BO) offers a way to protect the application from low DC input voltages. Below a given level, the controller blocks the output pulses, above it, it authorizes them. The internal circuitry, depicted by Figure 24, offers a way to observe the high−voltage (HV) rail.



**Figure 24. The internal Brown−Out Configuration with an Offset Current Sink**

A resistive divider made of  $R_{\text{upper}}$  and  $R_{\text{lower}}$ , brings a portion of the HV rail on Pin 3. Below the turn−on level, the 18.2  $\mu$ A current sink (IBO) is on. Therefore, the turn–on level is higher than the level given by the division ratio brought by the resistive divider. To the contrary, when the

internal BO\_OK signal is high (PFC timer runs or Mlower and Mupper pulse), the  $I_{BO}$  sink is deactivated. As a result, it becomes possible to select the turn−on and turn−off levels via a few lines of algebra:

#### **IBO is on**

$$
Vref_{BO} = V_{bulk1} \cdot \frac{R_{lower}}{R_{lower} + R_{upper}} - I_{BO} \cdot \left(\frac{R_{lower} \cdot R_{upper}}{R_{lower} + R_{upper}}\right)
$$
 (eq. 1)

**IBO is off**

$$
Vref_{BO} = V_{bulk2} \cdot \frac{R_{lower}}{R_{lower} + R_{upper}}
$$
 (eq. 2)

We can extract  $R_{\text{lower}}$  from Equation 2 and plug it into Equation 1, then solve for  $R_{\text{upper}}$ :

$$
R_{lower} = Vref_{BO} \cdot \frac{V_{bulk1} - V_{bulk2}}{I_{BO} \cdot (V_{bulk2} - Vref_{BO})}
$$
 (eq. 3)

$$
R_{\text{upper}} = R_{\text{lower}} \cdot \frac{V_{\text{bulk2}} - \text{Vref}_{\text{BO}}}{\text{Vref}_{\text{BO}}} \tag{eq. 4}
$$

#### **http://onsemi.com**

If we decide to turn–on our converter for V<sub>bulk1</sub> equals 350 V and turn it off for V<sub>bulk2</sub> equals 250 V, then for I<sub>BO</sub> = 18.2 μA and  $Vref_{BO} = 1.0 V$  we obtain:

 $R_{upper} = 5.494 M\Omega$ 

 $R_{\text{lower}} = 22.066 \text{ k}\Omega$ 

The bridge power dissipation is  $400^2 / 5.517 M\Omega = 29 mW$  when front–end PFC stage delivers 400 V. Figure 25 simulation result confirms our calculations.





The IBO current sink is turned ON for 50 ms after any controller restart to let the BO input voltage stabilize (there can be connected big capacitor to the BO input and the IBO is only  $18.2 \mu A$  so it will take some time to discharge). Once the 50 ms one shoot pulse ends the BO comparator is supposed to either hold the I<sub>BO</sub> sink turned ON (if the bulk voltage level is not sufficient) or let it turned OFF (if the bulk voltage is higher than  $V_{\text{bulk1}}$ ).

See figures 10 − 13 for better understanding on how the BO input works.









**Figure 27. BO Input Functionality −Vbulk2 < Vbulk < Vbulk1, PFC Start Follows**



#### **Non−Latched Enable Input**

The non−latched input stops output drivers immediately the BO terminal voltage grows above 2 V threshold. The enable comparator features 100 mV hysteresis so the BO terminal has to go down below 1.9 V to recover IC operation.

This input offers other features to the NCP1392 like dimming function for lamp ballasts (Figure [30\)](#page-14-0) or skip mode capability for resonant converters (Figures [31](#page-15-0) and [33](#page-16-0)).

<span id="page-14-0"></span>

**Figure 30. Dimming Feature Implementation Using Nonlatched Input on BO Terminal**

The dimming feature can be easily aid to the ballast application by adding two bipolar transistors (Figure 14). Transistor Q2 pullup BO input when dimming signal is high. In the same time the Q1 discharges soft start capacitor via diode D1. Ballast application is enabled (including soft–start phase) when dimming signal becomes low again.

<span id="page-15-0"></span>

**Figure 31. Skip Mode Feature Implementation (Temperature Dependent, Cost Effective)**



**Figure 32. Skip Mode with Transistor Feature Implementation (Temperature Dependent, Cost Effective)**

<span id="page-16-0"></span>

**Figure 33. Skip Mode Feature Implementation (Better Accuracy)**

Figures [31](#page-15-0) and 33 shows skip mode feature implementation using NCP1392 driver. Voltage across resistor R1 (R4) increases when converter enters light load conditions. The enable comparator is triggered when voltage across R1 is higher than Vref  $EN + Vf(D1)$  for connection from Figure [31](#page-15-0) (voltage across R4 is higher than 1.24 V for connection from figure 16). IC then prevents outputs from pulsing until BO terminal voltage decreases below 1.92 V.

Note that enable comparator serves also as an automatic overvoltage protection. When bulk voltage is too high, the enable input is triggered via BO divider.

#### **The High−Voltage Driver**

Figure [34](#page-17-0) shows the internal architecture of the high−voltage section. The device incorporates an upper UVLO circuitry that makes sure enough  $V_{gs}$  is available for the upper side MOSFET. The  $V_{CC}$  for floating driver section is provided by C<sub>boot</sub> capacitor that is refilled by external bootstrap diode.

<span id="page-17-0"></span>

**Figure 34. The Internal High−Voltage Section of the NCP1392**

The A and B outputs are delivered by the internal logic, as depicted in block diagram. This logic is constructed in such a way that the Mlower driver starts to pulse firs after any driver restart. The bootstrap capacitor is thus charged during first pulse. A delay is inserted in the lower rail to ensure good

matching between these propagating signals. As stated in the maximum rating section, the floating portion can go up to 600 Vdc and makes the IC perfectly suitable for offline applications featuring a 400 V PFC front−end stage.

#### **PACKAGE DIMENSIONS**



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A AND B DO NOT INCLUDE
- MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL
- IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. 6. 751−01 THRU 751−06 ARE OBSOLETE. NEW STANDARD IS 751−07.



\*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

The products described herein (NCP1392/D), may be covered by one or more of the following U.S. patents; 6,097, 075; 7176723; 6,362, 067. There may be other patents pending.

**ON Semiconductor** and <sup>(IN</sup>) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should<br>Buyer purchase or use SCILLC products associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal<br>Opportunity/Affirmative Action Employer. This

#### **PUBLICATION ORDERING INFORMATION**

#### **LITERATURE FULFILLMENT**:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303−675−2175 or 800−344−3860 Toll Free USA/Canada **Fax**: 303−675−2176 or 800−344−3867 Toll Free USA/Canada **Email**: orderlit@onsemi.com

**N. American Technical Support**: 800−282−9855 Toll Free USA/Canada **Europe, Middle East and Africa Technical Support:**

Phone: 421 33 790 2910 **Japan Customer Focus Center** Phone: 81−3−5773−3850

**ON Semiconductor Website**: **www.onsemi.com**

**Order Literature**: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

# [www.s-manuals.com](http://www.s-manuals.com)