

Vishay Siliconix

N-Channel 20-V (D-S) MOSFETs

PRODUCT SUMMARY			
V _{DS} (V)	$r_{DS(on)}$ (Ω)	I _D (A)	
20	0.4 at $V_{GS} = 4.5 \text{ V}$	0.73	
20	0.5 at V _{GS} = 2.5 V	0.65	

FEATURES

TrenchFET[®] Power MOSFET

ESD Protected: 4000 V



RoHS

APPLICATIONS


• Direct Logic-Level Interface: TTL/CMOS

• Drivers: Relays, Solenoids, Lamps, Hammers

• Battery Operated Systems, DC/DC Converters

Solid-State Relays

• Load/Power Switching-Cell Phones, Pagers




Marking Code: K2ywl

K2 = Part Number Code for TN0200K

y = Year Code w = Week Code I = Lot Traceability

Ordering Information: TN0200K-T1-E3 (Lead (Pb)-free)



ABSOLUTE MAXIMUM RATINGS T _A = 25 °C, unless otherwise noted						
Parameter		Symbol	Limit	Unit		
Drain-Source Voltage		V_{DS}	20	V		
Gate-Source Voltage		V _{GS}	± 8			
Continuous Dunin Comment /T 450 °C\D	T _A = 25 °C	- I _D	0.73			
Continuous Drain Current (T _J = 150 °C) ^b	T _A = 70 °C		0.58	•		
Pulsed Drain Current ^a		I _{DM}	4	Α		
Continuous Source Current (Diode Conduction) ^b		I _S	0.3			
D D: : :: h	T _A = 25 °C	P _D	0.35	W		
Power Dissipation ^b	T _A = 70 °C	' D	0.22	VV		
Operating Junction and Storage Temperature Range		T _{J,} T _{stg}	- 55 to 150	°C		

THERMAL RESISTANCE RATINGS				
Parameter	Symbol	Limit	Unit	
Maximum Junction-to-Ambient ^b	R _{thJA}	357	°C/W	

Notes

- a. Pulse width limited by maximum junction temperature.
- b. Surface Mounted on FR4 Board, $t \le 10$ sec.

TN0200K

Vishay Siliconix




SPECIFICATIONS $T_A = 25$ °C, unless otherwise noted							
				Limits			
Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Static							
Drain-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 10 \mu\text{A}$	20			- V	
Gate-Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_D = 50 \mu A$	0.45	0.6	1.0		
Gate-Body Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 4.5 \text{ V}$			± 5		
Zero Gate Voltage Drain Current	less	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$			0.1	μΑ	
	I _{DSS}	T _J = 55 °C			10		
On Otata Basis Comments	1	$V_{DS} \ge 5 \text{ V}, V_{GS} = 4.5 \text{ V}$	2.5			Α	
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 2.5 \text{ V}$	1.5				
	Y	$V_{GS} = 4.5 \text{ V}, I_D = 0.6 \text{ A}$		0.2	0.4	Ω	
Drain-Source On-Resistance ^a	r _{DS(on)}	$V_{GS} = 2.5 \text{ V}, I_D = 0.6 \text{ A}$		0.25	0.5		
Forward Transconductance ^a	9 _{fs}	$V_{DS} = 5 \text{ V}, I_{D} = 0.6 \text{ A}$		2.2		S	
Diode Forward Voltage ^a	V _{SD}	$I_S = 0.3 \text{ A}, V_{GS} = 0 \text{ V}$		0.8	1.2	V	
Dynamic ^b							
Total Gate Charge	Q _g	V 10 V V 15 V		1400	2000	pC	
Gate-Source Charge	Q_{gs}	$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}$ $I_D = 0.6 \text{ A}$		190			
Gate-Drain Charge	Q _{gd}			300			
Gate Resistance	R _g			105		Ω	
Turn-On Delay Time	t _{d(on)}	$V_{DD} = 10 \text{ V}, \text{ R}_{L} = 16 \Omega$ $I_{D} \cong 0.6 \text{ A}, \text{ V}_{GEN} = 4.5 \text{ V}$ $R_{g} = 6 \Omega$		17	25	ns	
Rise Time	t _r			20	30		
Turn-Off Delay Time	t _{d(off)}			55	85		
Fall Time	t _f			30	45		


Notes:

- a. Pulse test: PW \leq 300 μs duty cycle \leq 2 %.
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted










Vishay Siliconix


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




On-Resistance vs. Drain Current








V_{DS} - Drain-to-Source Voltage (V) **Capacitance**



On-Resistance vs. Junction Temperature




On-Resistance vs. Gate-Source Voltage

Vishay Siliconix

VISHAY.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Effective Transient Thermal Impedance, Junction-to-Ambient

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?72678.

Legal Disclaimer Notice



Vishay

Notice

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.

www.vishay.com Revision: 08-Apr-05

www.s-manuals.com