

## **Complete DDR2, DDR3 and DDR3L Memory Power Solution Synchronous Buck Controller, 2-A LDO, Buffered Reference**

**Check for Samples: [TPS51216](http://www.ti.com/product/tps51216#samples)**

- -
	-
	-
	-
	-
	-
	-
	-
	-
- -
	-
	-
	- **– 0.8% VTTREF, 20-mV VTT Accuracy** temperature from –40°C to 85°C.
	- **– Support High-Z in S3 and Soft-Off in S4/S5**
- **• Thermal Shutdown**
- **• 20-Pin, 3 mm × 3 mm, QFN Package**

### **APPLICATIONS**

- **• DDR2/DDR3/DDR3L Memory Power Supplies**
- **• SSTL\_18, SSTL\_15, SSTL\_135 and HSTL Termination**

#### **<sup>1</sup>FEATURES DESCRIPTION**

The TPS51216 provides a complete power supply for **<sup>2</sup>• Synchronous Buck Controller (VDDQ)** DDR2, DDR3 and DDR3L memory systems in the **– Conversion Voltage Range: <sup>3</sup> <sup>V</sup> to <sup>28</sup> <sup>V</sup>** lowest total cost and minimum space. It integrates <sup>a</sup> **– Output Voltage Range: 0.7 V to 1.8 V** synchronous buck regulator controller (VDDQ) with a **0.8% V<sub>REF</sub> Accuracy 2-A** sink/source tracking LDO (VTT) and buffered low noise reference (VTTREF). The TPS51216 employs **– D-CAP™ Mode for Fast Transient Response** D-CAP™ mode coupled with <sup>300</sup> kHz/400 kHz **– Selectable 300 kHz/400 kHz Switching** frequencies for ease-of-use and fast transient **Frequencies** response. The VTTREF tracks VDDQ/2 within **– Optimized Efficiency at Light and Heavy** excellent 0.8% accuracy. The VTT, which provides 2- A sink/source peak current capabilities, requires only **Loads with Auto-skip Function** 10-μF of ceramic capacitance. In addition, a **– Supports Soft-Off in S4/S5 States** dedicated LDO supply input is available.

**EXECUT/OVP/UVLO Protections**<br>
The TPS51216 provides rich useful functions as well<br>
as excellent power supply performance. It supports **– Powergood Output** as excellent power supply performance. It supports **• 2-A LDO(VTT), Buffered Reference(VTTREF)** flexible power state control, placing VTT at high-Z in S3 and discharging VDDQ, VTT and VTTREF (soft- **– 2-A (Peak) Sink and Source Current** off) in S4/S5 state. Programmable OCL with low-side **– Requires Only 10-μF of Ceramic Output** MOSFET R<sub>DS(on)</sub> sensing, OVP/UVP/UVLO and **Capacitance and** thermal shutdown protections are also available. **Capacitance** thermal shutdown protections are also available.<br>**- Buffered, Low Noise, 10-mA VTTREF** 

**– Buffered, Low Noise, 10-mA VTTREF** The TPS51216 is available in <sup>a</sup> 20-pin, <sup>3</sup> mm <sup>×</sup> <sup>3</sup> mm, QFN package and is specified for ambient



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Æ. Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. D-CAP is a trademark of Texas Instruments.

SLUSAB9A –NOVEMBER 2010–REVISED APRIL 2013 **[www.ti.com](http://www.ti.com)**

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **ORDERING INFORMATION(1)**



(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com.](http://www.ti.com)

#### <span id="page-1-0"></span>**ABSOLUTE MAXIMUM RATINGS(1)**

over operating free-air temperature range (unless otherwise noted)



(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltage values are with respect to the network ground terminal unless otherwise noted.

(3) Voltage values are with respect to the SW terminal.

#### **THERMAL INFORMATION**



#### **RECOMMENDED OPERATING CONDITIONS**



(1) Voltage values are with respect to the SW terminal.

(2) This voltage should be applied for less than 30% of the repetitive period.

SLUSAB9A –NOVEMBER 2010–REVISED APRIL 2013 **[www.ti.com](http://www.ti.com)**

![](_page_3_Picture_2.jpeg)

#### **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range, VV5IN=5V, VLDOIN is connected to VDDQ output,  $V_{MODE}=0V$ ,  $V_{S3}=V_{S5}=5V$  (unless otherwise noted)

![](_page_3_Picture_1562.jpeg)

(1) Ensured by design. Not production tested.

![](_page_4_Picture_0.jpeg)

**[TPS51216](http://www.ti.com/product/tps51216?qgpn=tps51216) [www.ti.com](http://www.ti.com)** SLUSAB9A –NOVEMBER 2010–REVISED APRIL 2013

## **ELECTRICAL CHARACTERISTICS (continued)**

over operating free-air temperature range, VV5IN=5V, VLDOIN is connected to VDDQ output,  $V_{\text{MODE}}$ =0V,  $V_{\text{S3}}$ = $V_{\text{SS}}$ =5V (unless otherwise noted)

![](_page_4_Picture_713.jpeg)

SLUSAB9A –NOVEMBER 2010–REVISED APRIL 2013 **[www.ti.com](http://www.ti.com)**

![](_page_5_Picture_2.jpeg)

#### **ELECTRICAL CHARACTERISTICS (continued)**

over operating free-air temperature range, VV5IN=5V, VLDOIN is connected to VDDQ output,  $V_{MODE}=0V$ ,  $V_{S3}=V_{S5}=5V$  (unless otherwise noted)

![](_page_5_Picture_539.jpeg)

(2) Ensured by design. Not production tested.

![](_page_6_Picture_0.jpeg)

#### **DEVICE INFORMATION**

![](_page_6_Figure_4.jpeg)

#### **PIN FUNCTIONS**

![](_page_6_Picture_792.jpeg)

SLUSAB9A –NOVEMBER 2010–REVISED APRIL 2013 **[www.ti.com](http://www.ti.com)**

![](_page_7_Picture_2.jpeg)

#### **FUNCTIONAL BLOCK DIAGRAM**

![](_page_7_Figure_5.jpeg)

![](_page_8_Picture_0.jpeg)

#### **TYPICAL CHARACTERISTICS**

![](_page_8_Figure_4.jpeg)

![](_page_8_Figure_6.jpeg)

![](_page_8_Figure_7.jpeg)

![](_page_8_Figure_8.jpeg)

**Figure 5. OVP/UVP Threshold vs Junction Temperature** 

![](_page_8_Figure_10.jpeg)

**Figure 1. V5IN Supply Current vs Junction Temperature Figure 2. V5IN Shutdown Current vs Junction Temperature**

![](_page_8_Figure_12.jpeg)

![](_page_8_Figure_14.jpeg)

SLUSAB9A –NOVEMBER 2010–REVISED APRIL 2013 **[www.ti.com](http://www.ti.com)**

![](_page_9_Figure_2.jpeg)

![](_page_9_Figure_3.jpeg)

**Figure 7. VTT Discharge Current vs Junction Temperature Figure 8. Switching Frequency vs Input Voltage**

![](_page_9_Figure_5.jpeg)

![](_page_9_Figure_6.jpeg)

![](_page_9_Figure_8.jpeg)

![](_page_9_Figure_9.jpeg)

**NSTRUMENTS** 

Texas

![](_page_10_Picture_0.jpeg)

![](_page_10_Figure_2.jpeg)

SLUSAB9A –NOVEMBER 2010–REVISED APRIL 2013 **[www.ti.com](http://www.ti.com)**

**[TPS51216](http://www.ti.com/product/tps51216?qgpn=tps51216)**

![](_page_11_Figure_1.jpeg)

**Figure 21. 1.5-V Load Transient Response Figure 22. VTT Load Transient Response**

Texas

**INSTRUMENTS** 

![](_page_12_Picture_0.jpeg)

![](_page_12_Figure_2.jpeg)

**[www.ti.com](http://www.ti.com)** SLUSAB9A –NOVEMBER 2010–REVISED APRIL 2013

<span id="page-12-0"></span>**Figure 25. 1.5-V Soft-Stop Waveforms (Tracking Discharge) Figure 26. 1.5-V Soft-Stop Waveforms (Non-Tracking**

Figure 26. 1.5-V Soft-Stop Waveforms (Non-Tracking<br>Discharge)

SLUSAB9A –NOVEMBER 2010–REVISED APRIL 2013 **[www.ti.com](http://www.ti.com)**

**[TPS51216](http://www.ti.com/product/tps51216?qgpn=tps51216)**

![](_page_13_Figure_1.jpeg)

Texas

**NSTRUMENTS** 

![](_page_14_Picture_0.jpeg)

#### **APPLICATION INFORMATION**

#### **VDDQ Switch Mode Power Supply Control**

TPS51216 supports D-CAP™ mode which does not require complex external compensation networks and is suitable for designs with small external components counts. The D-CAP™ mode provides fast transient response with appropriate amount of equivalent series resistance (ESR) on the output capacitors. An adaptive on-time control scheme is used to achieve pseudo-constant frequency. The TPS51216 adjusts the on-time  $(t_{ON})$  to be inversely proportional to the input voltage  $(V_{N})$  and proportional to the output voltage  $(V_{DDO})$ . This makes a switching frequency fairy constant over the variation of input voltage at the steady state condition.

#### **VREF and REFIN, VDDQ Output Voltage**

The part provides a 1.8-V, ±0.8% accurate, voltage reference from VREF. This output has a 300-µA (max) current capability to drive the REFIN input voltage through a voltage divider circuit. A capacitor with a value of 0.1-μF or larger should be attached close to the VREF terminal.

The VDDQ switch-mode power supply (SMPS) output voltage is defined by REFIN voltage, within the range between 0.7 V and 1.8 V, programmed by the resister-divider connected between VREF and GND. (See [External](#page-20-0) [Components](#page-20-0) Selection section.) A few nano farads of capacitance from REFIN to GND is recommended for stable operation.

#### **Soft-Start and Powergood**

TPS51216 provides integrated VDDQ soft-start functions to suppress in-rush current at start-up. The soft-start is achieved by controlling internal reference voltage ramping up. [Figure](#page-14-0) 29 shows the start-up waveforms. The switching regulator waits for 400μs after S5 assertion. The MODE pin voltage is read in this period. A typical VDDQ ramp up duration is 700μs.

TPS51216 has a powergood open-drain output that indicates the VDDQ voltage is within the target range. The target voltage window and transition delay times of the PGOOD comparator are ±8% (typ) and 1-ms delay for assertion (low to high), and ±16% (typ) and 330-ns delay for de-assertion (high to low) during running. The PGOOD comparator is enabled 1.1 ms after VREF is raised high and the start-up delay is 2.5 ms. Note that the time constant which is composed of the REFIN capacitor and a resistor divider needs to be short enough to reach the target value before PGOOD comparator enabled.

![](_page_14_Figure_12.jpeg)

<span id="page-14-0"></span>**Figure 29. Typical Start-up Waveforms**

SLUSAB9A –NOVEMBER 2010–REVISED APRIL 2013 **[www.ti.com](http://www.ti.com)**

![](_page_15_Picture_2.jpeg)

#### **Power State Control**

The TPS51216 has two input pins, S3 and S5, to provide simple control scheme of power state. All of VDDQ, VTTREF and VTT are turned on at S0 state (S3=S5=high). In S3 state (S3=low, S5=high), VDDQ and VTTREF voltages are kept on while VTT is turned off and left at high impedance state (high-Z). The VTT output floats and does not sink or source current in this state. In S4/S5 states (S3=S5=low), all of the three outputs are turned off and discharged to GND according to the discharge mode selected by MODE pin. Each state code represents as follow;  $SO =$  full ON,  $S3 =$  suspend to RAM (STR),  $S4 =$  suspend to disk (STD),  $S5 =$  soft OFF. (See [Table](#page-15-1) 1)

<span id="page-15-1"></span>![](_page_15_Picture_868.jpeg)

#### **Table 1. S3/S5 Power State Control**

#### **MODE Pin Configuration**

The TPS51216 reads the MODE pin voltage when the S5 signal is raised high and stores the status in a register. A 15-μA current is sourced from the MODE pin during this time to read the voltage across the resistor connected between the pin and GND. [Table](#page-15-0) 2 shows resistor values, corresponding switching frequency and discharge mode configurations.

<span id="page-15-0"></span>![](_page_15_Picture_869.jpeg)

#### **Table 2. MODE Selection**

#### **Discharge Control**

In S4/S5 state, VDDQ, VTT, and VTTREF outputs are discharged based on the respective discharge mode selected above. The tracking discharge mode discharges VDDQ output through the internal VTT regulator transistors enabling quick discharge operation. The VTT output maintains tracking of the VTTREF voltage in this mode. (Please refer to [Figure](#page-12-0) 25) After 4 ms of tracking discharge operation, the mode changes to non-tracking discharge. The VDDQ output must be connected to the VLDOIN pin in this mode. The non-tracking mode discharges the VDDQ and VTT pins using internal MOSFETs that are connected to corresponding output terminals. The non-tracking discharge is slow compared with the tracking discharge due to the lower current capability of these MOSFETs. (Please refer to [Figure](#page-12-0) 26)

![](_page_16_Picture_0.jpeg)

#### **D-CAP™ Mode**

![](_page_16_Figure_4.jpeg)

[Figure](#page-16-0) 30 shows a simplified model of D-CAP™ mode architecture.

**Figure 30. Simplified D-CAP™ Model**

<span id="page-16-0"></span>The VDDQSNS voltage is compared with REFIN voltage. The PWM comparator creates a set signal to turn on the high-side MOSFET. The gain and speed of the comparator is high enough to maintain the voltage at the beginning of each on-cycle (or the end of each off-cycle) to be substantially constant. The DC output voltage monitored at VDDQ may have line regulation due to ripple amplitude that slightly increases as the input voltage increase. The D-CAP™ mode offers flexibility on output inductance and capacitance selections and provides ease-of-use with a low external component count. However, it requires a sufficient amount of output ripple voltage for stable operation and good jitter performance.

<span id="page-16-1"></span>The requirement for loop stability is simple and is described in [Equation](#page-16-1) 1. The 0-dB frequency,  $f_0$  defined in [Equation](#page-16-1) 1, is recommended to be lower than 1/3 of the switching frequency to secure proper phase margin.

$$
f_0 = \frac{1}{2\pi \times ESR \times C_{OUT}} \leq \frac{f_{SW}}{3}
$$

where

- ESR is the effective series resistance of the output capacitor
- $C_{\text{OUT}}$  is the capacitance of the output capacitor
- $f_{sw}$  is switching frequency (1)  $(1)$

Jitter is another attribute caused by signal-to-noise ratio of the feedback signal. One of the major factors that determine jitter performance in D-CAP™ mode is the down-slope angle of the VDDQSNS ripple voltage. [Figure](#page-17-0) 31 shows, in the same noise condition, a jitter is improved by making the slope angle larger.

![](_page_17_Figure_3.jpeg)

**Figure 31. Ripple Voltage Slope and Jitter Performance**

<span id="page-17-1"></span><span id="page-17-0"></span>For a good jitter performance, use the recommended down slope of approximately 20 mV per switching period as shown in [Figure](#page-17-0) 31 and [Equation](#page-17-1) 2.

 $\frac{V_{\text{OUT}} \times \text{ESR}}{I} \geq 20 \text{mV}$ f $_{\rm SW}$   $\times$  L  $_{\rm X}$ 

where

- $V_{\text{OUT}}$  is the VDDQ output voltage
- $L_x$  is the inductance (2)

#### **Light-Load Operation**

<span id="page-17-2"></span>In auto-skip mode, the TPS51216 SMPS control logic automatically reduces its switching frequency to improve light-load efficiency. To achieve this intelligence, a zero cross detection comparator is used to prevent negative inductor current by turning off the low-side MOSFET. [Equation](#page-17-2) 3 shows the boundary load condition of this skip mode and continuous conduction operation.

$$
I_{\text{LOAD}(LL)} = \frac{(V_{\text{IN}} - V_{\text{OUT}})}{2 \times L_X} \times \frac{V_{\text{OUT}}}{V_{\text{IN}}} \times \frac{1}{f_{\text{SW}}}
$$

(3)

![](_page_17_Picture_14.jpeg)

![](_page_18_Picture_0.jpeg)

#### <span id="page-18-0"></span>**VTT and VTTREF**

<span id="page-18-1"></span>TPS51216 integrates two high performance, low-drop-out linear regulators, VTT and VTTREF, to provide complete DDR2/DDR3/DDR3L power solutions. The VTTREF has a 10-mA sink/source current capability, and tracks ½ of VDDQSNS with ±1% accuracy using an on-chip ½ divider. A 0.22-μF (or larger) ceramic capacitor must be connected close to the VTTREF terminal for stable operation. The VTT responds quickly to track VTTREF within ±40 mV at all conditions, and the current capability is 2 A for both sink and source. A 10-μF (or larger) ceramic capacitor(s) need to be connected close to the VTT terminal for stable operation. To achieve tight regulation with minimum effect of wiring resistance, a remote sensing terminal, VTTSNS, should be connected to the positive node of VTT output capacitor(s) as a separate trace from the high-current line to the VTT pin. (Please refer to the Layout [Considerations](#page-22-0) section for details.)

When VTT is not required in the design, the following treatments are strongly recommended.

- Connect VLDOIN to VDDQ.
- Tie VTTSNS to VTT, and remove capacitors from VTT to float.
- Connect VTTGND to GND.
- Select MODE 0 or MODE 1 shown in [Table](#page-15-0) 2 (Select Non-tracking discharge mode).
- Maintain a 0.22-µF capacitor connected at VTTREF.
- Pull-down S3 to GND with 1-kΩ resistance.

![](_page_18_Figure_12.jpeg)

**Figure 32. Application Circuit When VTT Is Not Required**

SLUSAB9A –NOVEMBER 2010–REVISED APRIL 2013 **[www.ti.com](http://www.ti.com)**

#### **VDDQ Overvoltage and Undervoltage Protection**

TPS51216 sets the overvoltage protection (OVP) when the VDDQSNS voltage reaches a level 20% (typ) higher than the REFIN voltage. When an OV event is detected, the controller latches DRVH low and DRVL high. VTTREF and VTT are turned off and discharged using the non-tracking discharge MOSFETs regardless of the tracking mode.

The undervoltage protection (UVP) latch is set when the VDDQSNS voltage remains lower than 68% (typ) of the REFIN voltage for 1 ms or longer. In this fault condition, the controller latches DRVH low and DRVL low and discharges the VDDQ, VTT and VTTREF outputs. UVP detection function is enabled after 1.2 ms of SMPS operation to ensure startup.

To release the OVP and UVP latches, toggle S5 or adjust the V5IN voltage down and up beyond the undervoltage lockout threshold.

#### **VDDQ Overcurrent Protection**

The VDDQ SMPS has cycle-by-cycle overcurrent limiting protection. The inductor current is monitored during the off-state using the low-side MOSFET  $R_{DS(on)}$  and the controller maintains the off-state while the voltage across the low-side MOSFET is larger than the overcurrent trip level. The current monitor circuit inputs are PGND and SW pins so that those should be properly connected to the source and drain terminals of low-side MOSFET. The overcurrent trip level,  $V_{TRIP}$ , is determined by [Equation](#page-19-0) 4, where  $R_{TRIP}$  is the value of the resistor connected between the TRIP pin and GND, and  $I_{TRIP}$  is the current sourced from the TRIP pin.  $I_{TRIP}$  is 10 µA typically at room temperature, and has 4700ppm/°C temperature coefficient to compensate the temperature dependency of the low-side MOSFET  $R_{DS(on)}$ .

$$
V_{TRIP} = R_{TRIP} \times I_{TRIP}
$$

(4)

<span id="page-19-1"></span><span id="page-19-0"></span>Because the comparison is done during the off-state,  $V_{TRIP}$  sets the valley level of the inductor current. The load current OCL level,  $I_{\text{OCL}}$ , can be calculated by considering the inductor ripple current as shown in [Equation](#page-19-1) 5

$$
I_{\text{OCL}} = \left(\frac{V_{\text{TRIP}}}{8 \times R_{\text{DS}(on)}}\right) + \frac{I_{\text{ND}(ripple)}}{2} = \left(\frac{V_{\text{TRIP}}}{8 \times R_{\text{DS}(on)}}\right) + \frac{1}{2} \times \frac{V_{\text{IN}} - V_{\text{OUT}}}{L_X} \times \frac{V_{\text{OUT}}}{f_{\text{SW}} \times V_{\text{IN}}}
$$

where

 $I_{\text{IND(ripole)}}$  is inductor ripple current (5)

In an overcurrent condition, the current to the load exceeds the current to the output capacitor, thus the output voltage tends to fall down. Eventually, it crosses the undervoltage protection threshold and shuts down.

#### **VTT Overcurrent Protection**

The LDO has an internally fixed constant overcurrent limiting of 3-A (typ) for both sink and source operation.

#### **V5IN Undervoltage Lockout Protection**

TPS51216 has a 5-V supply undervoltage lockout protection (UVLO) threshold. When the V5IN voltage is lower than UVLO threshold voltage, typically 3.93 V, VDDQ, VTT and VTTREF are shut off. This is a non-latch protection.

#### **Thermal Shutdown**

TPS51216 includes an internal temperature monitor. If the temperature exceeds the threshold value, 140°C (typ), VDDQ, VTT and VTTREF are shut off. The thermal shutdown state of VDDQ is open, VTT and VTTREF are high impedance (high-Z) respectively, and the discharge functions are disabled. This is a non-latch protection and the operation is restarted with soft-start sequence when the device temperature is reduced by 10°C (typ).

![](_page_20_Picture_0.jpeg)

#### <span id="page-20-0"></span>**External Components Selection**

The external components selection is simple in D-CAP™ mode.

<span id="page-20-1"></span>1. DETERMINE THE VALUE OF R1 AND R2

The output voltage is determined by the value of the voltage-divider resistor, R1 and R2 as shown in [Figure](#page-16-0) 30. R1 is connected between VREF and REFIN pins, and R2 is connected between the REFIN pin and GND. Setting R1 as 10-kΩ is a good starting point. Determine R2 using [Equation](#page-20-1) 6.

![](_page_20_Figure_7.jpeg)

(6)

#### 2. CHOOSE THE INDUCTOR

The inductance value should be determined to yield a ripple current of approximately  $\frac{1}{4}$  to  $\frac{1}{2}$  of maximum output current. Larger ripple current increases output ripple voltage and improves the signal-to-noise ratio and helps stable operation.

$$
L_X = \frac{1}{I_{IND(ripple)} \times f_{SW}} \times \frac{V_{IN(max)} - V_{OUT} V_{VOUT}}{V_{IN(max)}} = \frac{3}{I_{O(max)} \times f_{SW}} \times \frac{V_{IN(max)} - V_{OUT} V_{VOUT}}{V_{IN(max)}}
$$
(7)

The inductor needs a low direct current resistance (DCR) to achieve good efficiency, as well as enough room above peak inductor current before saturation. The peak inductor current can be estimated in [Equation](#page-20-2) 8.

<sup>1</sup>IND(*right*)<sup>×</sup> <sup>1</sup>SW <sup>VIN(max)</sup> (7)  
\nThe inductor needs a low direct current resistance (DCR) to achieve good efficiency, as well as enough room  
\nabove peak inductor current before saturation. The peak inductor current can be estimated in Equation 8.  
\n
$$
I_{IND(peak)} = \frac{V_{TRIP}}{8 \times R_{DS(on)}} + \frac{1}{L_X \times f_{SW}} \times \frac{V_{IN(max)} - V_{OUT}V_{OUT}}{V_{IN(max)}}
$$
 (8)

<span id="page-20-3"></span><span id="page-20-2"></span>3. CHOOSE THE OCL SETTING RESISTANCE, RTRIP

Combining [Equation](#page-20-3) 4 and Equation 5,  $R_{TRIP}$  can be obtained using Equation 9.

$$
R_{TRIP} = \frac{8 \times \left( I_{OCL} - \left( \frac{(V_{IN} - V_{OUT})}{(2 \times L_X)} \right) \times \frac{V_{OUT}}{(f_{SW} \times V_{IN})} \right) \times R_{DS(on)}}{I_{TRIP}}
$$
(9)

#### <span id="page-20-4"></span>4. CHOOSE THE OUTPUT CAPACITORS

Organic semiconductor capacitor(s) or specialty polymer capacitor(s) are recommended. Determine ESR to meet small signal stability and recommended ripple voltage. A quick reference is shown in [Equation](#page-20-4) 10 and [Equation](#page-20-5) 11.

$$
\frac{1}{2\pi \times \text{ESR} \times C_{\text{OUT}}} \le \frac{\text{f}_{\text{SW}}}{3}
$$
\n
$$
\frac{V_{\text{OUT}} \times \text{ESR}}{V_{\text{OUT}}} \ge 20 \text{mV}
$$
\n(10)

<span id="page-20-5"></span>
$$
\frac{1}{1000} \ge 20 \, \text{mV}
$$
\n
$$
\frac{1}{1000} \ge 20 \, \text{mV}
$$
\n
$$
\tag{11}
$$

SLUSAB9A –NOVEMBER 2010–REVISED APRIL 2013 **[www.ti.com](http://www.ti.com)**

![](_page_21_Picture_2.jpeg)

#### **TPS51216 Application Circuit**

![](_page_21_Figure_5.jpeg)

**Figure 33. DDR3, 400-kHz Application Circuit, Tracking Discharge**

![](_page_21_Picture_646.jpeg)

![](_page_21_Picture_647.jpeg)

<span id="page-21-0"></span>For this example, the bulk output capacitor ESR requirement for D-CAP™ mode is described in [Equation](#page-21-0) 12, whichever is greater.

$$
ESR \ge \frac{20 \text{ mV} \times f_{SW} \times L}{V_{OUT}} \quad \text{or} \quad ESR \ge \frac{3}{2\pi \times f_{SW} \times C_{OUT}} \tag{12}
$$

![](_page_22_Picture_0.jpeg)

#### <span id="page-22-0"></span>**Layout Considerations**

Certain issues must be considered before designing a layout using the TPS51216.

![](_page_22_Figure_5.jpeg)

**Figure 34. DC/DC Converter Ground System**

- <span id="page-22-1"></span>• VIN capacitor(s), VOUT capacitor(s) and MOSFETs are the power components and should be placed on one side of the PCB (solder side). Other small signal components should be placed on another side (component side). At least one inner plane should be inserted, connected to ground, in order to shield and isolate the small signal traces from noisy power lines.
- All sensitive analog traces and components such as VDDQSNS, VTTSNS, MODE, REFIN, VREF and TRIP should be placed away from high-voltage switching nodes such as SW, DRVL, DRVH or VBST to avoid coupling. Use internal layer(s) as ground plane(s) and shield feedback trace from power traces and components.
- The DC/DC converter has several high-current loops. The area of these loops should be minimized in order to suppress generating switching noise.
	- The most important loop to minimize the area of is the path from the VIN capacitor(s) through the high and low-side MOSFETs, and back to the capacitor(s) through ground. Connect the negative node of the VIN capacitor(s) and the source of the low-side MOSFET at ground as close as possible. (Refer to loop #1 of [Figure](#page-22-1) 34)
	- The second important loop is the path from the low-side MOSFET through inductor and VOUT capacitor(s), and back to source of the low-side MOSFET through ground. Connect source of the low-side MOSFET and negative node of VOUT capacitor(s) at ground as close as possible. (Refer to loop #2 of [Figure](#page-22-1) 34)
	- The third important loop is of gate driving system for the low-side MOSFET. To turn on the low-side MOSFET, high current flows from V5IN capacitor through gate driver and the low-side MOSFET, and back to negative node of the capacitor through ground. To turn off the low-side MOSFET, high current flows from gate of the low-side MOSFET through the gate driver and PGND, and back to source of the low-side MOSFET through ground. Connect negative node of V5IN capacitor, source of the low-side MOSFET and PGND at ground as close as possible. (Refer to loop #3 of [Figure](#page-22-1) 34)
- Because the TPS51216 controls output voltage referring to voltage across VOUT capacitor, VDDQSNS should be connected to the positive node of VOUT capacitor. In a same manner GND should be connected to the negative node of VOUT capacitor.

SLUSAB9A –NOVEMBER 2010–REVISED APRIL 2013 **[www.ti.com](http://www.ti.com)**

![](_page_23_Picture_2.jpeg)

- Connect the overcurrent setting resistors from TRIP pin to ground and make the connections as close as possible to the device. The trace from TRIP pin to resistor and from resistor to ground should avoid coupling to a high-voltage switching node.
- Connect the frequency and mode setting resistor from MODE pin to ground, and make the connections as close as possible to the device. The trace from the MODE pin to the resistor and from the resistor to ground should avoid coupling to a high-voltage switching node
- Connections from gate drivers to the respective gate of the high-side or the low-side MOSFET should be as short as possible to reduce stray inductance. Use 0.65 mm (25 mils) or wider trace and via(s) of at least 0.5 mm (20 mils) diameter along this trace.
- The PCB trace defined as SW node, which connects to the source of the switching MOSFET, the drain of the rectifying MOSFET and the high-voltage side of the inductor, should be as short and wide as possible.
- VLDOIN should be connected to VDDQ output with short and wide traces. An input bypass capacitor should be placed as close as possible to the pin with short and wide connections.
- The output capacitor for VTT should be placed close to the pin with a short and wide connection in order to avoid additional ESR and/or ESL of the trace.
- VTTSNS should be connected to the positive node of the VTT output capacitor(s) as a separate trace from the high-current power line and is strongly recommended to avoid additional ESR and/or ESL. If it is needed to sense the voltage at the point of the load, it is recommended to attach the output capacitor(s) at that point. Also, it is recommended to minimize any additional ESR and/or ESL of ground trace between GND pin and the output capacitor(s).
- Consider adding a low pass filter (LPF) at VTTSNS in case the ESR of the VTT output capacitor(s) is larger than 2 mΩ.
- VDDQSNS can be connected separately from VLDOIN. Remember that this sensing potential is the reference voltage of VTTREF. Avoid any noise generative lines.
- The negative node of the VTT output capacitor(s) and the VTTREF capacitor should be tied together by avoiding common impedance to high-current path of the VTT source/sink current.
- GND pin node represents the reference potential for VTTREF and VTT outputs. Connect GND to negative nodes of VTT capacitor(s), VTTREF capacitor and VDDQ capacitor(s) with care to avoid additional ESR and/or ESL. GND and PGND should be connected together at a single point.
- In order to effectively remove heat from the package, prepare the thermal land and solder to the package thermal pad. Wide trace of the component-side copper, connected to this thermal land, helps heat spreading. Numerous vias with a 0.3-mm diameter connected from the thermal land to the internal/solderside ground plane(s) should be used to help dissipation.

#### **CAUTION**

Do NOT connect PGND pin directly to this thermal land underneath the package.

![](_page_24_Picture_0.jpeg)

#### **REVISION HISTORY**

![](_page_24_Picture_124.jpeg)

![](_page_25_Picture_0.jpeg)

#### **PACKAGING INFORMATION**

![](_page_25_Picture_265.jpeg)

**(1)** The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**(2)** Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent>for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

![](_page_26_Picture_0.jpeg)

www.ti.com 9-Sep-2014

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

Texas<br>Instruments

#### **TAPE AND REEL INFORMATION**

![](_page_27_Figure_4.jpeg)

![](_page_27_Figure_5.jpeg)

#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**

![](_page_27_Figure_7.jpeg)

![](_page_27_Picture_199.jpeg)

TEXAS<br>INSTRUMENTS

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Aug-2015

![](_page_28_Figure_4.jpeg)

\*All dimensions are nominal

![](_page_28_Picture_76.jpeg)

## **MECHANICAL DATA**

![](_page_29_Figure_1.jpeg)

- Β. This drawing is subject to change without notice.
- Quad Flatpack, No-leads (QFN) package configuration. С.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. D.
- Ε. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. Falls within JEDEC MO-220. F.
	-

![](_page_29_Picture_7.jpeg)

#### RUK (S-PWQFN-N20)

#### PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

![](_page_30_Figure_7.jpeg)

NOTE: All linear dimensions are in millimeters

![](_page_30_Picture_9.jpeg)

![](_page_31_Figure_1.jpeg)

- NOTES: A. All linear dimensions are in millimeters.
	- В. This drawing is subject to change without notice.
	- $C.$ Publication IPC-7351 is recommended for alternate designs.
	- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
	- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
	- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

![](_page_31_Picture_8.jpeg)

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

![](_page_32_Picture_1640.jpeg)

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated

# [www.s-manuals.com](http://www.s-manuals.com)