SLUSB94 - OCTOBER 2012



# Complete DDR2, DDR3, DDR3L, and LPDDR3 Memory Power Solution Synchronous Buck Controller, 2-A LDO, with Buffered Reference

Check for Samples: TPS51716

#### **FEATURES**

- Synchronous Buck Controller (VDDQ)
  - Conversion Voltage Range: 3 V to 28 V
  - Output Voltage Range: 0.7 V to 1.8 V
  - 0.8% V<sub>REF</sub> Accuracy
  - D-CAP2<sup>™</sup> Mode for Ceramic Output Capacitors
  - Selectable 500 kHz/670 kHz Switching Frequencies
  - Optimized Efficiency at Light and Heavy Loads with Auto-skip Function
  - Supports Soft-Off in S4/S5 States
  - OCL/OVP/UVP/UVLO Protections
  - Powergood Output
- 2-A LDO(VTT), Buffered Reference(VTTREF)
  - 2-A (Peak) Sink and Source Current
  - Requires Only 10-μF of Ceramic Output Capacitance
  - Buffered, Low Noise, 10-mA VTTREF
     Output
  - 0.8% VTTREF, 20-mV VTT Accuracy
  - Support High-Z in S3 and Soft-Off in S4/S5
- Thermal Shutdown
- 20-Pin, 3 mm × 3 mm, QFN Package

#### **APPLICATIONS**


- DDR2/DDR3/DDR3L/LPDDR3 Memory Power Supplies
- SSTL\_18, SSTL\_15, SSTL\_135 and HSTL Termination

#### DESCRIPTION

The TPS51716 provides a complete power supply for DDR2, DDR3, DDR3L, and LPDDR3 memory systems in the lowest total cost and minimum space. It integrates a synchronous buck regulator controller (VDDQ) with a 2-A sink/source tracking LDO (VTT) and buffered low noise reference (VTTREF). The TPS51716 employs D-CAP2™ mode coupled with 500 kHz or 670 kHz operating frequencies that supports ceramic output capacitors without an external compensation circuit. The VTTREF tracks VDDQ/2 with excellent 0.8% accuracy. The VTT, which provides 2-A sink/source peak current 10-μF capabilities, only of requires ceramic capacitance. In addition, the device features a dedicated LDO supply input.

The TPS51716 provides rich, useful functions as well as excellent power supply performance. It supports flexible power state control, placing VTT at high-Z in S3 and discharging VDDQ, VTT and VTTREF (soft-off) in S4/S5 state. It includes programmable OCL with low-side MOSFET  $R_{DS(on)}$  sensing, OVP/UVP/UVLO and thermal shutdown protections.


TI offers the TPS51716 in a 20-pin, 3 mm × 3 mm, QFN package and specifies it for an ambient temperature range between –40°C and 85°C.



ATA.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

D-CAP2. NexFET are trademarks of Texas Instruments.







These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### ORDERING INFORMATION<sup>(1)</sup>

T <sub>A</sub>	PACKAGE	ORDERABLE DEVICE NUMBER	PINS	OUTPUT SUPPLY	MINIMUM QUANTITY
-40°C to 85°C	Plantin Ound Flat Pank (OFN)	TPS51716RUKR	20	Tape and reel	3000
	Plastic Quad Flat Pack (QFN)	TPS51716RUKT	20	Mini reel	250

For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

# ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

		VALUE	<b>■</b>	UNIT
		MIN	MAX	
	VBST	-0.3	36	
	VBST <sup>(3)</sup>	-0.3	6	
	SW	-5	30	
Input voltage range (2)	VLDOIN, VDDQSNS, REFIN	-0.3	3.6	V
	VTTSNS	-0.3	3.6	
	PGND, VTTGND	-0.3	0.3	
	V5IN, S3, S5, TRIP, MODE	-0.3	6	
	DRVH	-5	36	
	DRVH <sup>(3)</sup>	-0.3	6	
Outrat valta as ass as (2)	VTTREF, VREF	-0.3	3.6	V
Output voltage range <sup>(2)</sup>	VTT	-0.3	3.6	V
	DRVL	-0.3	6	
	PGOOD	-0.3	6	
Junction temperature rang	ge, T <sub>J</sub>		125	°C
Storage temperature rang	e, T <sub>STG</sub>	-55	150	°C

Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# THERMAL INFORMATION

		TPS51716	
	THERMAL METRIC	RUK (20) PINS	UNITS
$\theta_{JA}$	Junction-to-ambient thermal resistance	94.1	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	58.1	
$\theta_{JB}$	Junction-to-board thermal resistance	64.3	90044
$\Psi_{JT}$	Junction-to-top characterization parameter	31.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	58.0	
θ <sub>JCbot</sub>	Junction-to-case (bottom) thermal resistance	5.9	

Product Folder Links: TPS51716

**TRUMENTS** 

All voltage values are with respect to the network ground terminal unless otherwise noted.

Voltage values are with respect to the SW terminal.



# **RECOMMENDED OPERATING CONDITIONS**

		MIN	TYP MAX	UNIT
Supply voltage	V5IN	4.5	5.5	V
	VBST	-0.1	33.5	
	VBST <sup>(1)</sup>	-0.1	5.5	
	SW	-3	28	
landet valtage same	SW <sup>(2)</sup>	-4.5	28	.,
Input voltage range	VLDOIN, VDDQSNS, REFIN	-0.1	3.5	V
	VTTSNS	-0.1	3.5	
	PGND, VTTGND	-0.1	0.1	
	S3, S5, TRIP, MODE	-0.1	5.5	
	DRVH	-3	33.5	
	DRVH <sup>(1)</sup>	-0.1	5.5	
	DRVH <sup>(2)</sup>	-4.5	33.5	
Output voltage range	VTTREF, VREF	-0.1	3.5	V
	VTT	-0.1	3.5	
	DRVL	-0.1	5.5	1
	PGOOD	-0.1	5.5	1
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

Voltage values are with respect to the SW terminal. This voltage should be applied for less than 30% of the repetitive period.

SLUSB94 – OCTOBER 2012 www.ti.com

# TEXAS INSTRUMENTS

# **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range,  $V_{V5IN} = 5 \text{ V}$ , VLDOIN is connected to VDDQ output,  $V_{MODE} = 0 \text{ V}$ ,  $V_{S3} = V_{S5} = 5 \text{ V}$  (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
SUPPLY CURF	RENT					-
I <sub>V5IN(S0)</sub>	V5IN supply current, in S0	$T_A = 25^{\circ}C$ , No load, $V_{S3} = V_{S5} = 5 \text{ V}$		590		μA
I <sub>V5IN(S3)</sub>	V5IN supply current, in S3	T <sub>A</sub> = 25°C, No load, V <sub>S3</sub> = 0 V, V <sub>S5</sub> = 5 V		500		μA
I <sub>V5INSDN</sub>	V5IN shutdown current	T <sub>A</sub> = 25°C, No load, V <sub>S3</sub> = V <sub>S5</sub> = 0 V			1	μA
I <sub>VLDOIN(S0)</sub>	VLDOIN supply current, in S0	T <sub>A</sub> = 25°C, No load, V <sub>S3</sub> = V <sub>S5</sub> = 5 V			5	μA
I <sub>VLDOIN(S3)</sub>	VLDOIN supply current, in S3	T <sub>A</sub> = 25°C, No load, V <sub>S3</sub> = 0 V, V <sub>S5</sub> = 5 V			5	μA
I <sub>VLDOINSDN</sub>	VLDOIN shutdown current	$T_A = 25^{\circ}C$ , No load, $V_{S3} = V_{S5} = 0 \text{ V}$			5	μA
VREF OUTPUT	Г					
		I <sub>VREF</sub> = 30 μA, T <sub>A</sub> = 25°C		1.8000		
$V_{VREF}$	Output voltage	$0 \mu A \le I_{VREF} < 300 \mu A, T_A = -10$ °C to 85°C	1.7856		1.8144	V
		$0 \mu A \le I_{VRFF} < 300 \mu A$ , $T_A = -40$ °C to 85°C	1.7820		1.8180	
I <sub>VREFOCL</sub>	Current limit	V <sub>VREF</sub> = 1.7 V	0.4	0.8		mA
VTTREF OUTP	PUT	YNL:			l l	
V <sub>VTTREF</sub>	Output voltage			V <sub>VDDQSNS</sub> /2		V
	· · ·	I <sub>VTTREF</sub>   <100 μA, 1.2 V ≤ V <sub>VDDOSNS</sub> ≤ 1.8 V	49.2%	15540110	50.8%	
$V_{VTTREF}$	Output voltage tolerance to V <sub>VDDQ</sub>	I <sub>VTTREF</sub>   <10 mA, 1.2 V ≤ V <sub>VDDQSNS</sub> ≤ 1.8 V	49%		51%	
I <sub>VTTREFOCLSRC</sub>	Source current limit	V <sub>VDDQSNS</sub> = 1.8 V, V <sub>VTTREF</sub> = 0 V	10	18		mA
IVTTREFOCLSNK	Sink current limit	V <sub>VDDQSNS</sub> = 1.8 V, V <sub>VTTREF</sub> = 1.8 V	10	17		mA
IVTTREEDIS	VTTREF discharge current	T <sub>A</sub> = 25°C, V <sub>S3</sub> = V <sub>S5</sub> = 0 V, V <sub>VTTREF</sub> = 0.5 V	0.8	1.3		mA
VTT OUTPUT		74 - 2 - 3, 133 133 1 1, WIIREF 11.				
V <sub>VTT</sub>	Output voltage			V <sub>VTTREF</sub>		V
		I <sub>VTT</sub>   ≤ 10 mA, 1.2 V ≤ V <sub>VDDQSNS</sub> ≤ 1.8 V, I <sub>VTTREF</sub> = 0 A	-20	VIIIC	20	
	Output voltage tolerance to VTTREF	$ I_{VTT}  \le 1 \text{ A}, 1.2 \le V_{VDDQSNS} \le 1.8 \text{ V}, I_{VTTREF} = 0 \text{ A}$	-30		30	
$V_{VTTTOL}$		$ I_{VTT}  \le 2 \text{ A}, 1.4 \text{ V} \le V_{VDDQSNS} \le 1.8 \text{ V}, I_{VTTREF} = 0 \text{ A}$	-40		40	mV
		$ V_{VTT}  \le 1.5 \text{ A}$ , $1.2 \text{ V} \le V_{VDDQSNS} \le 1.4 \text{ V}$ , $ V_{VTTREF}  = 0 \text{ A}$	-40		40	
I <sub>VTTOCLSRC</sub>	Source current limit	$V_{VDDQSNS} = 1.8 \text{ V}, V_{VTT} = V_{VTTSNS} = 0.7 \text{ V}, I_{VTTREF} = 0 \text{ A}$	2	3		
IVTTOCLSNK	Sink current limit	V <sub>VDDQSNS</sub> = 1.8V, V <sub>VTT</sub> = V <sub>VTTSNS</sub> = 1.1 V, I <sub>VTTREF</sub> = 0 A	2	3		Α
I <sub>VTTLK</sub>	Leakage current	$T_{A} = 25^{\circ}\text{C}$ , $V_{S3} = 0$ V, $V_{S5} = 5$ V, $V_{VTT} = V_{VTTREF}$			5	
IVTTSNSBIAS	VTTSNS input bias current	$V_{S3} = 5 \text{ V}, V_{S5} = 5 \text{ V}, V_{VTTSNS} = V_{VTTREF}$	-0.5	0.0	0.5	μA
I <sub>VTTSNSLK</sub>	VTTSNS leakage current	$V_{S3} = 0 \text{ V}, V_{S5} = 5 \text{ V}, V_{VTTSNS} = V_{VTTREF}$	-1	0	1	μ, .
I <sub>VTTDIS</sub>	VTT Discharge current	T <sub>A</sub> = 25°C, V <sub>S3</sub> = V <sub>S5</sub> = 0 V, V <sub>VDDOSNS</sub> = 1.8 V,	· ·	7.8	•	mA
		$V_{VTT} = 0.5 \text{ V}, I_{VTTREF} = 0 \text{ A}$		7.0		
VDDQ OUTPU						
V <sub>VDDQSNS</sub>	VDDQ sense voltage	V 10 V		V <sub>REFIN</sub>		
IVDDQSNS	VDDQSNS input current	V <sub>VDDQSNS</sub> = 1.8 V	0.1	39	0.1	μA
I <sub>REFIN</sub>	REFIN input current	V <sub>REFIN</sub> = 1.8 V	-0.1	0.0	0.1	μA
I <sub>VDDQDIS</sub>	VDDQ discharge current	$V_{S3} = V_{S5} = 0 \text{ V}, V_{VDDQSNS} = 0.5 \text{ V}, \text{ non-tracking}$ discharge mode		12		mA
I <sub>VLDOINDIS</sub>	VLDOIN discharge current	$V_{S3} = V_{S5} = 0$ V, $V_{VDDQSNS} = 0.5$ V, tracking discharge mode		1.2		Α
SWITCH MODI	E POWER SUPPLY (SMPS) FREQUEN					
	, ,	$V_{IN} = 12 \text{ V}, V_{VDDQSNS} = 1.8 \text{ V}, R_{MODE} = 1 \text{ k}\Omega$		500		
f <sub>SW</sub>	VDDQ switching frequency	$V_{IN} = 12 \text{ V, } V_{VDDQSNS} = 1.8 \text{ V, } R_{MODE} = 12 \text{ k}\Omega$	670			kHz
		IIA ADDOGNA		5.5		
t <sub>ON(min)</sub>	Minimum on time	DRVH rising to falling <sup>(1)</sup>		60		

<sup>(1)</sup> Ensured by design. Not production tested.



# **ELECTRICAL CHARACTERISTICS (continued)**

over operating free-air temperature range,  $V_{V5IN} = 5 \text{ V}$ , VLDOIN is connected to VDDQ output,  $V_{MODE} = 0 \text{ V}$ ,  $V_{S3} = V_{S5} = 5 \text{ V}$  (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
VDDQ MOSI	FET DRIVER					
Б	DDV// Lanciate and	Source, I <sub>DRVH</sub> = -50 mA		1.6	3.0	
$R_{DRVH}$	DRVH resistance	Sink, I <sub>DRVH</sub> = 50 mA		0.6	1.5	
<b>D</b>	DDV4	Source, I <sub>DRVL</sub> = -50 mA		0.9	2.0	Ω
$R_{DRVL}$	DRVL resistance	Sink, I <sub>DRVL</sub> = 50 mA		0.5	1.2	
	Dandiina	DRVH-off to DRVL-on		10		
t <sub>DEAD</sub>	Dead time	DRVL-off to DRVH-on		20		ns
INTERNAL E	BOOT STRAP SW					
V <sub>FBST</sub>	Forward Voltage	$V_{V5IN-VBST}$ , $T_A = 25$ °C, $I_F = 10$ mA		0.1	0.2	V
I <sub>VBSTLK</sub>	VBST leakage current	T <sub>A</sub> = 25°C, V <sub>VBST</sub> = 33 V, V <sub>SW</sub> = 28 V		0.01	1.5	μΑ
LOGIC THR	ESHOLD				•	
I <sub>MODE</sub>	MODE source current		14	15	16	μΑ
		MODE 0-1	109	129	149	
$V_{THMODE}$	MODE threshold voltage	MODE 1-2	235	255	275	mV
		MODE 2-3	392	412	432	
V <sub>IL</sub>	S3/S5 low-level voltage				0.5	1
V <sub>IH</sub>	S3/S5 high-level voltage		1.8			V
V <sub>IHYST</sub>	S3/S5 hysteresis voltage			0.25		
I <sub>ILK</sub>	S3/S5 input leak current		-1	0	1	μA
SOFT STAR	Т					
t <sub>SS</sub>	VDDQ soft-start time	Internal soft-start time, $C_{VREF} = 0.1 \mu F$ , S5 rising to $V_{VDDQSNS} > 0.99 \times V_{REFIN}$		1.1		ms
PGOOD CO	MPARATOR					
		PGOOD in from higher	106%	108%	110%	
.,	VPP0 P000P // / / / /	PGOOD in from lower	90%	92%	94%	
$V_{THPG}$	VDDQ PGOOD threshold	PGOOD out to higher	114%	116%	118%	
		PGOOD out to lower	82%	84%	86%	
I <sub>PG</sub>	PGOOD sink current	V <sub>PGOOD</sub> = 0.5 V	3	5.9		mA
	D000D 1.1	Delay for PGOOD in	0.8	1	1.2	ms
t <sub>PGDLY</sub>	PGOOD delay time	Delay for PGOOD out, with 100 mV over drive		330		ns
t <sub>PGSSDLY</sub>	PGOOD start-up delay	$C_{VREF} = 0.1 \mu F$ , S5 rising to PGOOD rising		2.5		ms

SLUSB94 – OCTOBER 2012 www.ti.com



# **ELECTRICAL CHARACTERISTICS (continued)**

over operating free-air temperature range,  $V_{V5IN} = 5 \text{ V}$ , VLDOIN is connected to VDDQ output,  $V_{MODE} = 0 \text{ V}$ ,  $V_{S3} = V_{S5} = 5 \text{ V}$  (unless otherwise noted)


	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
PROTECTIO	NS					
I <sub>TRIP</sub>	TRIP source current	T <sub>A</sub> = 25°C, V <sub>TRIP</sub> = 0.4 V	9	10	11	μA
TC <sub>ITRIP</sub>	TRIP source current temperature coefficient (2)			4700		ppm/°C
V <sub>TRIP</sub>	V <sub>TRIP</sub> voltage range		0.2		3	V
		V <sub>TRIP</sub> = 3.0 V	360	375	390	
V <sub>OCL</sub>	Current limit threshold	V <sub>TRIP</sub> = 1.6 V	190	200	210	mV
		V <sub>TRIP</sub> = 0.2 V	20	25	30	
		V <sub>TRIP</sub> = 3.0 V	-390	-375	-360	
V <sub>OCLN</sub>	Negative current limit threshold	V <sub>TRIP</sub> = 1.6 V	-210	-200	-190	mV
		V <sub>TRIP</sub> = 0.2 V	-30	-25	-20	
V <sub>ZC</sub>	Zero cross detection offset			0		mV
	V5IN I I I I I I I I I I I I I I I I I I	Wake-up	4.2	4.4	4.5	.,
$V_{UVLO}$	V5IN UVLO threshold voltage	Shutdown	3.7	3.9	4.1	V
V <sub>OVP</sub>	VDDQ OVP threshold voltage	OVP detect voltage	118%	120%	122%	
t <sub>OVPDLY</sub>	VDDQ OVP propagation delay	With 100 mV over drive		430		ns
V <sub>UVP</sub>	VDDQ UVP threshold voltage	UVP detect voltage	66%	68%	70%	
t <sub>UVPDLY</sub>	VDDQ UVP delay			1		ms
t <sub>UVPENDLY</sub>	VDDQ UVP enable delay			1.2		ms
V <sub>OOB</sub>	OOB Threshold voltage			108%		
THERMAL S	HUTDOWN					
+		Shutdown temperature <sup>(2)</sup>		140		
T <sub>SDN</sub>	Thermal shutdown threshold	Hysteresis <sup>(2)</sup>		10		°C

<sup>(2)</sup> Ensured by design. Not production tested.

Submit Documentation Feedback



# **DEVICE INFORMATION**




# **PIN FUNCTIONS**

PIN			FIN FUNCTIONS
NAME	NO.	1/0	DESCRIPTION
DRVH	14	0	High-side MOSFET gate driver output.
DRVL	11	0	Low-side MOSFET gate driver output.
GND	7	-	Signal ground.
MODE	19	I	Connect resistor to GND to configure switching frequency, control mode and discharge mode. (See Table 2)
PGND	10	-	Gate driver power ground. R <sub>DS(on)</sub> current sensing input(+).
PGOOD	20	0	Powergood signal open drain output. PGOOD goes high when VDDQ output voltage is within the target range.
REFIN	8	I	Reference input for VDDQ. Connect to the midpoint of a resistor divider from VREF to GND. Add a capacitor for stable operation.
SW	13	I/O	High-side MOSFET gate driver return. R <sub>DS(on)</sub> current sensing input(–).
S3	17	I	S3 signal input. (See Table 1)
S5	16	I	S5 signal input. (See Table 1)
TRIP	18	I	Connect resistor to GND to set OCL at $V_{TRIP}/8$ . Output 10- $\mu$ A current at room temperature, $T_C = 4700$ ppm/°C.
VBST	15	I	High-side MOSFET gate driver bootstrap voltage input. Connect a capacitor from the VBST pin to the SW pin.
VDDQSNS	9	1	VDDQ output voltage feedback. Reference input for VTTREF. Also serves as power supply for VTTREF.
VLDOIN	2	- 1	Power supply input for VTT LDO. Connect VDDQ in typical application.
VREF	6	0	1.8-V reference output.
VTT	3	0	VTT 2-A LDO output. Need to connect 10 μF or larger capacitance for stability.
VTTGND	4	-	Power ground for VTT LDO.
VTTREF	5	0	Buffered VTT reference output. Need to connect 0.22 µF or larger capacitance for stability.
VTTSNS	1	1	VTT output voltage feedback.
V5IN	12	1	5-V power supply input for internal circuits and MOSFET gate drivers.
Thermal pad			Thermal pad. Connect directly to system GND plane with multiple vias.



# **FUNCTIONAL BLOCK DIAGRAM**





# **TYPICAL CHARACTERISTICS**




Figure 1. V5IN Supply Current vs Junction Temperature




Figure 2. V5IN Shutdown Current vs Junction Temperature




Figure 3. VLDOIN Supply Current vs Junction Temperature




Figure 4. Current Sense Current vs Junction Temperature




Figure 5. OVP/UVP Threshold vs Junction Temperature





Figure 6. VDDQSNS Discharge Current vs Junction Temperature

SLUSB94 – OCTOBER 2012 www.ti.com

# TEXAS INSTRUMENTS









Figure 7. VTT Discharge Current vs Junction Temperature

Figure 8. Switching Frequency vs Input Voltage







Figure 9. Switching Frequency vs Input Voltage

Figure 10. Switching Frequency vs Load Current







Figure 11. Switching Frequency vs Load Current

Figure 12. Load Regulation



# TYPICAL CHARACTERISTICS (continued)







Figure 13. Line Regulation

Figure 14. VTTREF Load Regulation







Figure 15. VTTREF Load Regulation

Figure 16. VTTREF Load Regulation







Figure 17. VTT Load Regulation

Figure 18. VTT Load Regulation

SLUSB94 – OCTOBER 2012 www.ti.com

# TEXAS INSTRUMENTS

# **TYPICAL CHARACTERISTICS (continued)**







Figure 19. VTT Load Regulation

Figure 20. Efficiency



#### TYPICAL CHARACTERISTICS




Figure 22. 1.5-V Startup Waveforms

Figure 23. 1.5-V Startup Waveforms (0.5-V Pre-Biased)




Figure 24. 1.5-V Soft-Stop Waveforms (Tracking Discharge)

Figure 25. 1.5-V Soft-Stop Waveforms (Non-Tracking Discharge)

# **TYPICAL CHARACTERISTICS**




Figure 26. VDDQ Bode Plot

Figure 27. VTT Bode Plot (Sink)



Figure 28. VTT Bode Plot (Source)

Submit Documentation Feedback



# APPLICATION INFORMATION

# VDDQ Switch Mode Power Supply Control

The TPS51716 supports D-CAP2 mode, which does not require complex external compensation networks and are suitable for designs with small external components counts. The D-CAP2 mode is dedicated for a configuration with very low ESR output capacitors such as multi-layer ceramic capacitors (MLCC). An adaptive on-time control scheme is used to achieve pseudo-constant frequency. The TPS51716 adjusts the on-time (ton) to be inversely proportional to the input voltage  $(V_{IN})$  and proportional to the output voltage  $(V_{VDDO})$ . This produces a switching frequency that is approximately constant over the variation of input voltage at the steady state condition.

# VREF and REFIN, VDDQ Output Voltage

The part provides a 1.8-V, ±0.8% accurate, voltage reference from VREF. This output has a 300-µA (max) current capability to drive the REFIN input voltage through a voltage divider circuit. A capacitor with a value of 0.1-µF or larger should be attached close to the VREF terminal.

The VDDQ switch-mode power supply (SMPS) output voltage is defined by REFIN voltage, within the range between 0.7 V and 1.8 V, programmed by the resister-divider connected between VREF and GND. (See External Components Selection section.) A few nano farads of capacitance from REFIN to GND is recommended for stable operation.

# **Soft-Start and Powergood**

Provide a voltage supply to VIN and V5IN before asserting S5 to high. TPS51716 provides integrated VDDQ soft-start functions to suppress in-rush current at start-up. The soft-start is achieved by controlling internal reference voltage ramping up. Figure 29 shows the start-up waveforms. The switching regulator waits for 400us after S5 assertion. The MODE pin voltage is read in this period. A typical VDDQ ramp up duration is 700µs.

TPS51716 has a powergood open-drain output that indicates the VDDQ voltage is within the target range. The target voltage window and transition delay times of the PGOOD comparator are ±8% (typ) and 1-ms delay for assertion (low to high), and ±16% (typ) and 330-ns delay for de-assertion (high to low) during running. The PGOOD start-up delay is 2.5 ms after S5 is asserted to high. Note that the time constant which is composed of the REFIN capacitor and a resistor divider needs to be short enough to reach the target value before PGOOD comparator enabled.




Figure 29. Typical Start-up Waveforms

Copyright © 2012, Texas Instruments Incorporated

# TEXAS INSTRUMENTS

#### Power State Control

The TPS51716 has two input pins, S3 and S5, to provide simple control scheme of power state. All of VDDQ, VTTREF and VTT are turned on at S0 state (S3=S5=high). In S3 state (S3=low, S5=high), VDDQ and VTTREF voltages are kept on while VTT is turned off and left at high impedance state (high-Z). The VTT output floats and does not sink or source current in this state. In S4/S5 states (S3=S5=low), all of the three outputs are turned off and discharged to GND according to the discharge mode selected by MODE pin. Each state code represents as follow; S0 = full ON, S3 = suspend to RAM (STR), S4 = suspend to disk (STD), S5 = soft OFF. (See Table 1)

Table 1. S3/S5 Power State Control

STATE	S3	S5	VREF	VDDQ	VTTREF	VTT
S0	HI	HI	ON	ON	ON	ON
S3	LO	HI	ON	ON	ON	OFF(High-Z)
S4/S5	LO	LO	OFF	OFF OFF(Discharge) OFF(Discharge)		OFF(Discharge)

# **MODE Pin Configuration**

The TPS51716 reads the MODE pin voltage when the S5 signal is raised high and stores the status in a register. A 15-µA current is sourced from the MODE pin during this time to read the voltage across the resistor connected between the pin and GND. Table 2 shows resistor values, corresponding control mode, switching frequency and discharge mode configurations.

**Table 2. MODE Selection** 

MODE NO.	$\begin{array}{cccccccccccccccccccccccccccccccccccc$		SWITCHING FREQUENCY (kHz)	DISCHARGE MODE	
3	33		500	Non Tracking	
2	22	D CADO	670	Non-Tracking	
1	12	D-CAP2	670	Tanakina	
0	1		500	Tracking	

# **Discharge Control**

In S4/S5 state, VDDQ, VTT, and VTTREF outputs are discharged based on the respective discharge mode selected above. The tracking discharge mode discharges VDDQ output through the internal VTT regulator transistors enabling quick 13 ms discharge operation. The VTT output maintains tracking of the VTTREF voltage in this mode. (Please refer to Figure 24) After 4 ms of tracking discharge operation, the mode changes to non-tracking discharge. The VDDQ output must be connected to the VLDOIN pin in this mode. The non-tracking mode discharges the VDDQ and VTT pins using internal MOSFETs that are connected to corresponding output terminals. The non-tracking discharge is slow compared with the tracking discharge due to the lower current capability of these MOSFETs. (Please refer to Figure 25)

# **D-CAP2 Mode Operation**

Figure 30 shows simplified model of D-CAP2 architecture.




Figure 30. Simplified Modulator Using D-CAP2 Mode

The D-CAP2 mode in the TPS51716 includes an internal feedback network enabling the use of very low ESR output capacitor(s) such as multi-layer ceramic capacitors. The role of the internal network is to sense the ripple component of the inductor current information and combine it with voltage feedback signal. Using  $R_{C1}=R_{C2}\equiv R_{C}$  and  $C_{C1}=C_{C2}\equiv C_{C}$ , 0-dB frequency of the D-CAP2 mode is given by Equation 1. It is recommended that the 0-dB frequency ( $f_0$ ) be lower than 1/3 of the switching frequency to secure the proper phase margin

$$f_0 = \frac{R_C \times C_C}{2\pi \times G \times L_X \times C_{OLIT}} \le \frac{f_{SW}}{3}$$

where

G is gain of the amplifier which amplifies the ripple current information generated by the compensation circuit (1)

The typical G value is 0.25, and typical  $R_CC_C$  time constant values for 500 kHz and 670 kHz operation are 23 µs and 14.6 µs, respectively.

For example, when  $f_{SW}$ =500 kHz and  $L_X$ =1  $\mu$ H,  $C_{OUT}$  should be larger than 88  $\mu$ F.

When selecting the capacitor, pay attention to its characteristics. For MLCC use X5R or better dielectric and consider the derating of the capacitance by both DC bias and AC bias. When derating by DC bias and AC bias are 80% and 50%, respectively, the effective derating is 40% because  $0.8 \times 0.5 = 0.4$ . The capacitance of specialty polymer capacitors may change depending on the operating frequency. Consult capacitor manufacturers for specific characteristics.

# **Light-Load Operation**

In auto-skip mode, the TPS51716 SMPS control logic automatically reduces its switching frequency to improve light-load efficiency. To achieve this intelligence, a zero cross detection comparator is used to prevent negative inductor current by turning off the low-side MOSFET. Equation 2 shows the boundary load condition of this skip mode and continuous conduction operation.

$$I_{LOAD(LL)} = \frac{\left(V_{IN} - V_{OUT}\right)}{2 \times L_X} \times \frac{V_{OUT}}{V_{IN}} \times \frac{1}{f_{SW}}$$
(2)

SLUSB94 – OCTOBER 2012 www.ti.com

# TEXAS INSTRUMENTS

#### **VTT and VTTREF**

TPS51716 integrates two high performance, low-drop-out linear regulators, VTT and VTTREF, to provide complete DDR2/DDR3/DDR3L/LPDDR3 power solutions. The VTTREF has a 10-mA sink/source current capability, and tracks ½ of VDDQSNS with  $\pm 1\%$  accuracy using an on-chip ½ divider. A 0.22- $\mu$ F (or larger) ceramic capacitor must be connected close to the VTTREF terminal to ensure stable operation. The VTT responds quickly to track VTTREF within  $\pm 40$  mV at all conditions, and the current capability is 2 A for both sink and source. A 10- $\mu$ F (or larger) ceramic capacitor(s) need to be connected close to the VTT terminal for stable operation. To achieve tight regulation with minimum effect of wiring resistance, a remote sensing terminal, VTTSNS, should be connected to the positive node of VTT output capacitor(s) as a separate trace from the high-current line to the VTT pin. (Please refer to the Layout Considerations section for details.)

When VTT is not required in the design, following treatment is strongly recommended.

- Connect VLDOIN to VDDQ.
- Tie VTTSNS to VTT, and remove capacitors from VTT to float.
- Connect VTTGND to GND.
- Select MODE2, 3, 4 or 5 shown in Table 2 (Select Non-tracking discharge mode).
- Maintain a 0.22-µF capacitor connected at VTTREF.
- Pull down S3 to GND with 1-kΩ resistance.




Figure 31. Application Circuit When VTT Is Not Required

# **VDDQ Overvoltage and Undervoltage Protection**

The TPS51716 sets the overvoltage protection (OVP) when VDDQSNS voltage reaches a level 20% (typ) higher than the REFIN voltage. When an OV event is detected, the controller changes the output target voltage to 0 V. This usually turns off DRVH and forces DRVL to be on. When the inductor current begins to flow through the low-side MOSFET and reaches the negative OCL, DRVL is turned off and DRVH is turned on, for a minimum ontime.

After the minimum on-time expires, DRVH is turned off and DRVL is turned on again. This action minimizes the output node undershoot due to LC resonance. When the VDDQSNS reaches 0 V, the driver output is latched as DRVH off, DRVL on. VTTREF and VTT are turned off and discharged using the non-tracking discharge MOSFETs regardless of the tracking mode.

www.ti.com SLUSB94 – OCTOBER 2012

The undervoltage protection (UVP) latch is set when the VDDQSNS voltage remains lower than 68% (typ) of the REFIN voltage for 1 ms or longer. In this fault condition, the controller latches DRVH low and DRVL low and discharges the VDDQ, VTT and VTTREF outputs. UVP detection function is enabled after 1.2 ms of SMPS operation to ensure startup.

To release the OVP and UVP latches, toggle S5 or adjust the V5IN voltage down and up beyond the undervoltage lockout threshold.

# **VDDQ Out-of-Bound Operation**

When the output voltage rises to 8% above the target value, the out-of-bound operation starts. During the out-of-bound condition, the controller operates in forced PWM-only mode. Turning on the low-side MOSFET beyond the zero inductor current quickly discharges the output capacitor. During this operation, the cycle-by-cycle negative overcurrent limit is also valid. Once the output voltage returns to within regulation range, the controller resumes to auto-skip mode.

# **VDDQ Overcurrent Protection**

The VDDQ SMPS has cycle-by-cycle overcurrent limiting protection. The inductor current is monitored during the off-state using the low-side MOSFET  $R_{DS(on)}$ , and the controller maintains the off-state when the inductor current is larger than the overcurrent trip level. The current monitor circuit inputs are PGND and SW pins so that those should be properly connected to the source and drain terminals of low-side MOSFET. The overcurrent trip level,  $V_{OCTRIP}$ , is determined by Equation 3, where  $R_{TRIP}$  is the value of the resistor connected between the TRIP pin and GND, and  $I_{TRIP}$  is the current sourced from the TRIP pin.  $I_{TRIP}$  is 10  $\mu$ A typically at room temperature, and has 4700ppm/°C temperature coefficient to compensate the temperature dependency of the low-side MOSFET  $R_{DS(on)}$ .

$$V_{OCTRIP} = R_{TRIP} \times \frac{I_{TRIP}}{8}$$
(3)

Because the comparison is done during the off-state, V<sub>OCTRIP</sub> sets the valley level of the inductor current. The load current OCL level, I<sub>OCL</sub>, can be calculated by considering the inductor ripple current as shown in Equation 4.

$$I_{OCL} = \left(\frac{V_{OCTRIP}}{R_{DS(on)}}\right) + \frac{I_{IND(ripple)}}{2} = \left(\frac{V_{OCTRIP}}{R_{DS(on)}}\right) + \frac{1}{2} \times \frac{V_{IN} - V_{OUT}}{L_X} \times \frac{V_{OUT}}{f_{SW} \times V_{IN}}$$

where

In an overcurrent condition, the current to the load exceeds the current to the output capacitor, thus the output voltage tends to fall down. Eventually, it crosses the undervoltage protection threshold and shuts down.

### **VTT Overcurrent Protection**

The LDO has an internally fixed constant overcurrent limiting of 3-A (typ) for both sink and source operation.

# **V5IN Undervoltage Lockout Protection**

The TPS51716 has a 5-V supply undervoltage lockout protection (UVLO) threshold. When the V5IN voltage is lower than UVLO threshold voltage, typically 3.9 V, VDDQ, VTT and VTTREF are shut off. This is a non-latch protection.

#### Thermal Shutdown

The TPS51716 includes an internal temperature monitor. If the temperature exceeds the threshold value, 140°C (typ), VDDQ, VTT and VTTREF are shut off. The state of VDDQ is open, and that of VTT and VTTREF are high impedance (high-Z) at thermal shutdown. The discharge functions of all outputs are disabled. This is a non-latch protection and the operation is restarted with soft-start sequence when the device temperature is reduced by 10°C (typ).

# **STRUMENTS**

#### **External Components Selection**

The external components selection is a simple process.

#### 1. DETERMINE THE VALUE OF R1 AND R2

The output voltage is determined by the value of the voltage-divider resistor, R1 and R2. R1 is connected between VREF and REFIN pins, and R2 is connected between the REFIN pin and GND. Setting R1 to 10-kΩ is a good starting point. Determine R2 using Equation 5.

$$R2 = \frac{R1}{\left(\frac{1.8}{V_{OUT} - \frac{V_{OUT(ripple)}}{2}}\right) - 1}$$
(5)

For an application using organic semiconductor capacitor(s) or specialty polymer capacitor(s) for the output capacitor(s), the output voltage ripple can be calculated as shown in Equation 6.

$$V_{OUT(ripple)} = I_{IND(ripple)} \times ESR$$
 (6)

For an application using ceramic capacitor(s) as the output capacitor(s), the output voltage ripple can be calculated as shown in Equation 7.

$$V_{OUT(ripple)} = \frac{I_{IND(ripple)}}{8 \times C_{OUT} \times f_{SW}}$$
(7)

#### 2. CHOOSE THE INDUCTOR

The inductance value should be determined to yield a ripple current of approximately ¼ to ½ of maximum output current. Larger ripple current increases output ripple voltage and improves the signal-to-noise ratio and helps stable operation.

$$L_{X} = \frac{1}{I_{IND(ripple)} \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}} = \frac{3}{I_{O(max)} \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}}$$
(8)

The inductor needs a low direct current resistance (DCR) to achieve good efficiency, as well as enough room above peak inductor current before saturation. The peak inductor current can be estimated in Equation 9.

$$I_{IND(peak)} = \frac{R_{TRIP} \times I_{TRIP}}{8 \times R_{DS(on)}} + \frac{1}{L \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}}$$
(9)

# 3. CHOOSE THE OCL SETTING RESISTANCE, $R_{TRIP}$

Combining Equation 3 and Equation 4, R<sub>TRIP</sub> can be obtained using Equation 10.

$$R_{TRIP} = \frac{8 \times \left(I_{OCL} - \left(\frac{\left(V_{IN} - V_{OUT}\right)}{\left(2 \times L_X\right)}\right) \times \frac{V_{OUT}}{\left(f_{SW} \times V_{IN}\right)}\right) \times R_{DS(on)}}{I_{TRIP}}$$
(10)

Submit Documentation Feedback

# 4. CHOOSE THE OUTPUT CAPACITORS

Determine output capacitance to meet small signal stability as shown in Equation 11.


$$\frac{R_C \times C_C}{2\pi \times G \times L_X \times C_{OUT}} \leq \frac{f_{SW}}{3}$$

where

• R<sub>C</sub>xC<sub>C</sub> time constant is 23 μs for 500 kHz operation (or 14.6 μs for 670 kHz operation)

• 
$$G = 0.25$$
 (11)

# **TPS51716 Application Circuits**



(1) TI NexFET™ power MOSFETs are available and can be used in this application. Please contact your local TI representative.

Figure 32. DDR3, DCAP-2 500-kHz Application Circuit, Tracking Discharge

Table 3. DDR3, DCAP-2 500-kHz Application Circuit, List of Materials

REFERENCE DESIGNATOR QTY		SPECIFICATION	MANUFACTURE	PART NUMBER
C8, C9	2	10 μF, 25 V	Taiyo Yuden	TMK325BJ106MM
C10	4	47 μF, 6.3 V	TDK	C2012X5R0J476M
L1	1	1 μH, 18.5 A, 2.3 mΩ	NEC Tokin	MPC1055L1R0C
Q1	1	30 V, 35 A, 8.5 mΩ	Fairchild	FDMS8680
Q2	1	30 V, 42 A, 3.5 mΩ	Fairchild	FDMS8670AS

SLUSB94 – OCTOBER 2012 www.ti.com

# TEXAS INSTRUMENTS

#### **Layout Considerations**

Certain issues must be considered before designing a layout using the TPS51716.




Figure 33. DC/DC Converter Ground System

- VIN capacitor(s), VOUT capacitor(s) and MOSFETs are the power components and should be placed on one side of the PCB (solder side). Other small signal components should be placed on another side (component side). At least one inner system GND plane should be inserted, in order to shield and isolate the small signal traces from noisy power lines.
- All sensitive analog traces and components such as VDDQSNS, VTTSNS, MODE, REFIN, VREF and TRIP
  should be placed away from high-voltage switching nodes such as SW, DRVL, DRVH or VBST to avoid
  coupling. Use internal layer(s) as system GND plane(s) and shield feedback trace from power traces and
  components.
- The DC/DC converter has several high-current loops. The area of these loops should be minimized in order to suppress generating switching noise.
  - The most important loop to minimize the area of is the path from the VIN capacitor(s) through the high and low-side MOSFETs, and back to the negative node of the VIN capacitor(s). Connect the negative node of the VIN capacitor(s) and the source of the low-side MOSFET as close as possible. (Refer to loop #1 of Figure 33)
  - The second important loop is the path from the low-side MOSFET through inductor and VOUT capacitor(s), and back to source of the low-side MOSFET. Connect the source of the low-side MOSFET and negative node of VOUT capacitor(s) as close as possible. (Refer to loop #2 of Figure 33)
  - The third important loop is of gate driving system for the low-side MOSFET. To turn on the low-side MOSFET, high current flows from V5IN capacitor through gate driver and the low-side MOSFET, and back to negative node of the capacitor. To turn off the low-side MOSFET, high current flows from gate of the low-side MOSFET through the gate driver and PGND pin, and back to source of the low-side MOSFET. Connect negative node of V5IN capacitor, source of the low-side MOSFET and PGND pin as close as possible. (Refer to loop #3 of Figure 33)
- Connect negative nodes of the VTTREF output capacitor, VREF capacitor and REFIN capacitor and bottomside resistance of VREF voltage-divider to GND pin as close as possible. The negative node of the VTT

22 Su



www.ti.com SLUSB94 – OCTOBER 2012

output capacitor(s), VTTGND, GND and PGND pins should be connected to system GND plane near the device as shown in Figure 33.

- Because the TPS51716 controls output voltage referring to voltage across VOUT capacitor, VDDQSNS should be connected to the positive node of VOUT capacitor using different trace from that for VLDOIN. Remember that this sensing potential is the reference voltage of VTTREF. Avoid any noise generative lines. GND pin refers to the negative node of VOUT capacitor.
- Connect the overcurrent setting resistor from TRIP pin to GND pin and make the connections as close as possible to the device to avoid coupling from a high-voltage switching node.
- Connect the frequency and mode setting resistor from MODE pin to GND pin ground, and make the connections as close as possible to the device to avoid coupling from a high-voltage switching node.
- Connections from gate drivers to the respective gate of the high-side or the low-side MOSFET should be as short as possible to reduce stray inductance. Use 0.65 mm (25 mils) or wider trace and via(s) of at least 0.5 mm (20 mils) diameter along this trace.
- The PCB trace defined as SW node, which connects to the source of the high-side MOSFET, the drain of the low-side MOSFET and the high-voltage side of the inductor, should be as short and wide as possible.
- VLDOIN should be connected to VOUT with short and wide traces. An input bypass capacitor should be
  placed as close as possible to the pin with short and wide connections. The negative node of the capacitor
  should be connected to system GND plane.
- The output capacitor for VTT should be placed close to the pins with a short and wide connection in order to avoid additional ESR and/or ESL of the trace.
- VTTSNS should be connected to the positive node of the VTT output capacitor(s) using a separate trace from
  the high-current power line. When remote sensing is required attach the output capacitor(s) at that point.
  Also, it is recommended to minimize any additional ESR and/or ESL of ground trace between GND pin and
  the output capacitor(s).
- Consider adding a low pass filter (LPF) at VTTSNS in case the ESR of the VTT output capacitor(s) is larger than 2 mΩ.
- In order to effectively remove heat from the package, prepare a thermal land and solder to the package thermal pad. Wide trace of the component-side copper, connected to this thermal land, helps heat spreading. Numerous vias with a 0.3-mm diameter connected from the thermal land to the internal/solder-side ground plane(s) should be used to help dissipation. The thermal land can be connected to either AGND or PGND but is recommended to be connected to PGND, the system GND plane(s), which has better heat radiation.





10-Dec-2012

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Samples
	(1)		Drawing			(2)		(3)	(Requires Login)
TPS51716RUKR	ACTIVE	WQFN	RUK	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS51716RUKT	ACTIVE	WQFN	RUK	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 7-Dec-2012

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS51716RUKR	WQFN	RUK	20	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS51716RUKT	WQFN	RUK	20	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 7-Dec-2012




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
TPS51716RUKR	WQFN	RUK	20	3000	367.0	367.0	35.0	
TPS51716RUKT	WQFN	RUK	20	250	210.0	185.0	35.0	

# RUK (S-PWQFN-N20)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



# RUK (S-PWQFN-N20)


PLASTIC QUAD FLATPACK NO-LEAD

# THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4209762/D 03/12

NOTE: All linear dimensions are in millimeters



# RUK (S-PWQFN-N20)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

# www.s-manuals.com